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The increasing demand for high-density and high-speed digital optical recording
systems has made the development of advanced coding and signal processing tech-
niques for fast and reliable data recovery increasingly important. In recent years,
the parity-check (PC)-code-based reception technique has been widely studied
for magnetic recording systems, and it is projected to be highly promising for
high-density optical recording. The PC code is an inner error correction code
(ECC), which can detect dominant short error events of the system, using only
a few parity bits. This reduces the loss in error correction capability of the outer
ECC due to random short errors and results in a simple and efficient solution
to improve the overall performance. This thesis is dedicated to the design and
analysis of PC-code-based recording systems to achieve higher recording capacity
with low implementation complexity, for high-density blue laser disc systems. In
particular, most of the key components of the PC-code-based optical recording
system have been designed and optimized for different recording densities, and
different proportions of white noise and media noise.
During the development of advanced coding and detection techniques, it be-
comes necessary to investigate the system’s performance with different coding
schemes and recording densities. In Chapter 2 of the thesis, we propose a gener-
Summary x
alized Braat-Hopkins model for optical recording channels, which provides a fair
basis for the performance comparison of detection schemes over different coding
schemes and recording densities, for channels with additive, white Gaussian noise
(AWGN) and media noise.
Various basic issues associated with the PC-code-based systems are inves-
tigated in Chapter 3. These include bounds for bit error rates and error event
probabilities, the dominant error events at channel detector output, different PC
codes, simple and efficient post-processors, the impact of error events that are
split across data block boundaries and the corresponding remedy, as well as the
effects of code rates and recording densities. Simulation results show that a 4-bit
PC code achieves the best performance. The corresponding bit error rates (BERs)
are very close to the performance bounds, at both nominal and high densities.
Constrained codes, which serve as a key component in the read-write channel
of data storage systems, are desired to have a high code rate with low-complexity
encoder/decoder. In Chapter 4, we investigate the design of certain capacity-
approaching constrained codes for optical recording systems. In particular, we
derive analytically the relationship between the number of encoder states and
the maximum size of these codes. We identify the minimum number of encoder
states that maximizes the code rate, for any desired codeword length.
The design of constrained PC codes is key to the development of PC-code-
based systems, and the systematic design of efficient constrained PC codes re-
mains a challenging problem. In Chapter 5, we propose a general and system-
atic code design technique for constructing capacity-approaching constrained PC
Summary xi
codes, which can detect any type of error events of the system, with the minimum
code rate loss. Compared to the rate 2/3 code without parity, the newly designed
constrained 4-bit PC code achieves a performance gain of 2 dB at nominal density,
and 1.5 dB at high density, at BER = 10−5.
As the dominant noise for high-density optical recording systems, media
noise severely degrades the performance of channel detectors and post-processors
that are designed for AWGN. In Chapter 6, we propose two novel modifications
to the bit detector to combat media noise. We further develop a data-dependent
post-processing scheme for error correction. Compared to the system designed
without considering media noise and without PC codes, the overall performance
gain of the developed scheme can be more than 11 dB at high media noise levels.
In data storage systems, the ECC failure rate (EFR) serves as the ulti-
mate measure of the data recovery performance. In Chapter 7, we develop semi-
analytical approaches for estimating the EFR, and analyze EFRs for the devel-
oped PC-code-based systems, for the cases without and with interleaving. Our
analysis shows that with the optimum interleaving degrees, compared to the rate
9/13 code without parity, the 2-bit PC code achieves a gain of around 0.5 dB,
and the 4-bit PC code gains 0.6 dB, at high recording density and EFR = 10−16.
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1Chapter 1
Introduction
In this chapter, we first give a brief introduction to optical data storage technol-
ogy and its evolution. We then present a detailed overview of optical recording
systems, from the coding and signal processing point of view. Thereafter, the
motivation and scope of the work reported in this thesis are given. Finally, the
contributions and organization of the thesis are presented.
1.1 Optical Recording Technology
The advent of the information age and the fast growth of information technology
have created a tremendous demand for automated storage and retrieval of huge
amounts of data. The data storage industry serves this need and is one of the
most dynamic industries in the world.
Different types of media can be utilized for storage of digital data. The three
main categories of storage approaches are magnetic recording, optical recording
and solid state memory. The removable storage systems market is currently domi-
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nated by optical recording media. Compared with other storage technologies, the
distinguishing features and key success factors of optical recording include as-
pects such as (1) removability of the media, (2) low-cost replicable read-only
media (ROM), low-cost writable (R) and rewritable media (RW), and (3) long
archival life and resistance to dust, debris and scratches.
Although optical recording dates back to the early seventies [22], the first
generation optical recording system, the compact disc (CD) system, was only
launched in 1983 [78]. The capacity of a CD is 650 mega-bytes (MB) per disc.
The successor of the CD standard, known as digital versatile disc (DVD), has
enlarged the storage capacity to 4.7 giga-bytes (GB) [24]. The CD and DVD
are based on lasers with wavelengths (λ) 780 nm and 650 nm, respectively, and
objective lens with numerical apertures (NAs) 0.45 and 0.60, respectively. These
wavelengths correspond to lasers in the red color range. Currently, two standards
are competing to be the third generation optical recording system: the blu-ray
disc (BD) [70, 17] and the high-definition digital versatile disc (HD-DVD) [45, 48].
Both standards use a blue laser with a wavelength of 405 nm. The BD format
is based on a NA of 0.85 and a cover layer of 0.1 mm thickness. It achieves a
capacity of 23.3, 25 or 27 GB on a single layer. The HD-DVD format is based
on a NA of 0.65 and a cover layer of 0.6 mm thickness. It achieves a capacity
of 15 GB for ROM and 20 GB for RW. Although the capacity of HD-DVD is
lower than that of BD, it is less sensitive to dust and scratches compared with
BD, due to the use of a thicker cover layer. Furthermore, the 0.6 mm cover layer
fabrication process of HD-DVD is similar to the conventional DVD technology.
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This results in a significant reduction in fabrication cost. Meanwhile, intensive
research is underway to develop high-density optical recording systems beyond
the standard BD (or HD-DVD) [18, 89, 50].
There has been a steadily increasing demand for high-density and high-speed
optical recording systems. The increase in capacity required from one generation
to the next is mainly achieved by decreasing the wavelength, λ, of the laser and
increasing the numerical aperture, NA, of the objective lens. Since the diameter
of the laser spot is proportional to λ/NA, by making the optical spot smaller,
the disc area illuminated by the spot becomes smaller. Therefore, the size of the
recorded bits can be reduced accordingly to increase capacity. Although tech-
nological innovations in the design of optical media, objective lenses and lasers
are key to achieving high-density and high-speed optical recording systems, the
role of sophisticated coding and signal processing techniques for data recovery is
increasingly becoming crucial in supporting and augmenting these advancements.
In this thesis, we focus on coding and detection strategies for high-density blue
laser disc systems. Furthermore, the developed algorithms can be easily general-
ized to CD and DVD systems as well.
1.2 Coding and Detection for Optical Recording
1.2.1 Optical Recording Systems
Digital recording systems can be considered as a type of digital communication
systems in the sense that while communication systems transmit the information
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from one place to another, the recording systems transmit the information from
one time to another. The principles of information and communication theory
apply equally well to both these systems [90].
In optical recording, the data bits are imprinted onto the optical discs in the
form of marks of various lengths. The primary electronic signal for data recovery
is generated by scanning the disc surface by a beam of light from a semiconductor
laser, and detecting the reflected light using a photodetector [5]. Various physical
principles are used to induce variations in the reflected light beam. Read-only
systems, such as CD-ROM, employ a pattern of pits and lands to write informa-
tion on the disc. When the laser beam is focused on the disc, the pits, due to their
low reflectivity, result in weak signals at the photodetector. The lands, however,
have high reflectivity and hence result in strong signals at the photodetector. In
this way, pits and lands can be distinguished and information can be read out
from the disc. In rewritable systems, phase changes due to local differences in
material structure are used to represent information [1]. The amorphous state
has low reflectivity, while the crystalline state has high reflectivity. Therefore,
these states can then be used in a manner analogous to the pit and land system.
The block diagram of a digital optical recording system is shown in Figure
1.1. It consists of three parts, namely, the write channel, recording channel
(i.e. optical head/media), and read channel. The write channel and read channel
behave like the transmitter and receiver, respectively, in a communication system.
The write channel accepts the input binary data and converts it into a form
suitable for writing onto the storage media. The read channel recovers the original
























Figure 1.1: Block diagram of digital optical recording system.
data by processing the output of the read head, namely, the optical pick-up or
light pen, in accordance with certain algorithms. The functions of each block
shown in Figure 1.1 are briefly described below.
The user data is first passed through an error correction code (ECC) encoder,
which adds extra symbols to the data stream. These extra symbols enable the
ECC decoder to detect and correct some of the errors in the detected data stream.
There are many different types of ECC codes [57, 101], among which the Reed-
Solomon (RS) codes [84] are widely used in data storage systems. RS codes are
non-binary linear block codes. They are often denoted RS [n, k] with m-bit
symbols. The encoder takes k information symbols and adds parity-check (PC)
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symbols to make a n-symbol codeword. The minimum distance dmin of a linear
block code is the minimum weight (i.e. number of nonzero components) of its
nonzero codewords. It is a measure of the error correction capability of the code.
A linear block code can correct any combination of t symbol errors if and only
if dmin ≥ 2t + 1. For RS codes, dmin = n − k + 1. Therefore, RS codes correct
up to t errors in a codeword, with t = n−k
2
. For a symbol size m, the maximum
codeword length is n = 2m − 1. A technique known as “shortening” can produce
a smaller code of any desired n from a larger code [57, 101].
Modulation codes [90, 37, 38], also known as constrained codes, on the other
hand, are used to match the data to the recording channel characteristics, to
improve the detector performance and to help in the operation of control loops
(e.g. timing/gain loops) at the receiver. They are usually characterized by the
so-called (d,k) constraints, or runlength constraints. Here, runlength refers to
the length of time expressed in channel bits between consecutive transitions (i.e.
changes in the state of the medium) along the recording track. The d constraint
stipulates the minimum runlength to be d + 1, which helps to increase the min-
imum spacing between transitions in the data recorded on the medium (when
d > 0). This, in turn, has a bearing on the linear and nonlinear interferences
and distortions present in the readback signal. The k constraint stipulates the
maximum runlength to be k+1, which ensures adequate frequency of transitions
for timing recovery. For optical recording, modulation codes often also need to
have the dc-free property [81, 73, 19], i.e. they should have almost no content
at very low frequencies. The dc-free constraint reduces interference between data
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and servo signals, and also facilitates filtering of low-frequency disk noise, such
as finger marks on the disc surface.
Both ECC and modulation codes are referred to as channel codes. The major
difference between them is that the ECC is concerned with how the different
codewords relate to each other (e.g. in how many symbols must any two distinct
codewords differ), while the modulation codes are concerned with properties of
the individual codewords. The benefits of these codes are obtained at the cost of
added redundancy in the codewords. The amount of redundancy is quantified by





specifying that a p-symbol information word at the encoder input is converted into
a q-symbol channel codeword. Since only a limited number of q-symbol sequences
can be used as channel codewords, the rate of a channel code is necessarily less
than unity. Furthermore, the stricter the code constraints imposed (e.g. larger
d constraint and smaller k constraint in modulation codes, or larger minimum
distance, dmin, of ECC), the lower the code rate, and vice versa. The main
disadvantages of a low code rate are the increase of noise bandwidth and channel
density, which lead to reduced signal-to-noise ratio (SNR) and poor performance
(see Chapter 2 for details). Therefore, it is very important to design codes with
the maximum possible code rate, while satisfying the required code constraints.
The write circuits convert the constrained coded data into a write-current
waveform, which is used for writing the data on the storage medium. During the
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readout process, extraction of information is achieved through modulation of the
reflected light emitted from a scanning laser spot. The photodetector inside the
optical pick-up collects the reflected light and converts it to a replay signal. Al-
though such a transformation is nonlinear in nature, the associated nonlinearities
tend to be small. Therefore, optical readout can normally be modeled as a linear
process [6], with sufficient accuracy.
The electrical signal generated by the photodetector is then processed by
the front-end circuits which condition the replay signal (e.g. amplify, limit noise
bandwidth, etc.) prior to equalization. The equalizer shapes the signal according
to certain criteria so that the detector is able to recover the binary data from the
equalized signal. The task of timing recovery is to recover an accurate sampling
clock by extracting the timing information from the received signals and adjusting
the receiver clock accordingly. The constrained decoder and ECC decoder operate
on the output of the detector to provide an estimate of the original user data that
was input to the recording system.
1.2.2 Imperfections in Optical Recording Channels
Retrieving the stored data from optical recording systems would be effortless
if the output of the recording channel were an undistorted replica of the input.
Unfortunately, readback signals are corrupted by various noises, interferences and
nonlinear distortions, all of which increase with recording density. The major
imperfections of optical recording channels are as follows.
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Intersymbol Interference (ISI)
In optical recording, the bandwidth limitation of the system causes the channel
symbol response to be of long duration. Therefore, responses due to successive
bits interfere with each other, resulting in ISI [29]. Clearly, ISI increases with in-
crease in recording density. However, this interference is a deterministic function
of the recorded data pattern, and may be accounted for accurately to any desired
degree of precision in the reception strategy.
Noise Sources
Dominant noise sources in optical recording systems include the photodetector,
preamplifier, laser, and storage medium [96, 28]. The resulting noises are, in
general, mutually uncorrelated. The noises generated by the photodetector and
preamplifier constitute the electronics noise, and can be modeled to a first-order
approximation as additive white Gaussian (AWGN) random process. The fluc-
tuations of the laser beam intensity causes shot noise, whose noise level has
typically been found to be lower than that of electronics noise [6]. Media noise,
which arises from irregularities and imperfections of the medium, is another major
noise source that degrades the performance of high-density optical recording sys-
tems [79, 1]. Unlike electronics noise, media noise is correlated, data-dependent,
non-stationary and non-additive in nature.
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Asymmetry
As described earlier, the optical readback process is essentially linear. For read-
only systems, the principal nonlinearities arise during the writing process, and
are caused by differences in the effective sizes of pits and lands, as they are
supposed to be of the same nominal size. This phenomenon is known as domain
bloom or asymmetry [6, 82], and is due, among other factors, to under- or over-
etching during the mastering process. Domain bloom causes asymmetry in the
eye pattern of the replay signal. In CD and DVD systems, the use of modulation
codes with d = 2 constraint [39, 40], which makes the minimum mark length
to be 3 on the disc, helps to considerably reduce the impact of domain bloom
on the replay signal. For rewritable systems, asymmetry is much less significant
than for ROM systems [82]. This is because the rewritable systems contain a
so-called write strategy [92], which has a fine control of the laser driver so that
nonlinearities are small.
Disc Tilt and Cross-Talk
Disc tilt and cross-talk are two other major imperfections in optical recording
systems [105, 75, 6]. Disc tilt can come from many sources, such as the mechanical
misalignment, or the imperfect flatness of the disc. When the disc is tilted,
the optical beam is distorted and optical aberrations appear [105], leading to
degradation of the replay signal. In particular, tangential tilt distorts the laser
beam in the tangential direction (i.e. along the track), and therefore increases
ISI. Radial tilt distorts the laser beam in the radial direction (i.e. across the
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track), which results in increased interference to the adjacent tracks [105]. Cross-
talk refers to the interference between replay signals of neighboring tracks, due to
a small track pitch, radial tilt, defocus of laser spot, etc. Both disc tilt and cross-
talk can be reduced effectively by using appropriate compensation techniques
[105, 75]. In particular, tangential tilt can be well compensated by a sufficiently
powerful adaptive equalizer, and cross-talk and radial tilt can be suppressed to a
large extent by using a cross-talk canceller [105, 75].
Since asymmetry, disc tilt, and cross-talk can be effectively controlled/ com-
pensated by advanced read/write strategies, in this thesis, we focus on the coding
and detection techniques for optical recording channels corrupted by ISI, electron-
ics noise, and media noise.
1.2.3 Overview of Coding and Detection Techniques
Detection Techniques
The detectors that have been used for data storage systems can be classified into
two categories: symbol-by-symbol (SBS) detectors and sequence detectors [83].
SBS detectors map the channel output signals into binary detected bits, through
a memoryless mapping. They require appropriate precoding and equalization
schemes [97, 7, 8, 61]. Sequence detectors make a decision on a sequence of
symbols based on observation of channel outputs over many symbol intervals.
They can significantly outperform threshold detectors in combating noise and ISI,
at the cost of a decision delay and high complexity. In particular, the maximum-
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likelihood sequence detector (MLSD) yields optimum detection in the presence
of ISI [29]. When the channel noise is additive, white and Gaussian, MLSD can
be implemented using the computationally efficient Viterbi algorithm [30]. We
remark that by changing the branch metric computation in the Viterbi detector
(VD) in view of the data-dependent nature of media noise, the VD can be modified
to combat media noise as well (see Section 6.2.2 for details).
The traditional detectors used for CD and DVD are SBS threshold detectors.
A common reception scheme for CD includes a fixed prefilter for noise suppression,
and a memoryless slicer for bit detection [93]. To achieve improved performance,
the use of a nonlinear equalizer called “limit equalizer” [64] and post-processing
to correct the dominant errors in the raw output of the threshold detector [44]
have been proposed. These additional mechanisms equip the receiver with greater
robustness to handle ISI and other artifacts, such as media noise. In the latest
blue laser disc systems, the threshold detectors have given way to more powerful
Viterbi-like sequence detection approaches [75]. The VD is invariably preceded
by a partial response (PR) equalizer. This combination technique is referred to
as partial response maximum-likelihood (PRML) detection [95, 14, 54, 55], and
is well suited to combat the severe ISI at high recording densities.
PR equalization typically uses a linear filter to shape the original channel bit
response into a predefined and short response that is referred to as the PR target
[46]. Bit detection then involves a sequence detector (e.g. VD) that is matched to
the PR target. The PR target should be chosen such that it gives a good spectral
match to the unequalized channel bit response to minimize mis-equalization and
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noise enhancement. Furthermore, since noise must be white and Gaussian for the
VD to be optimum, the target design should aim to limit noise correlation at the
PR equalizer output. In addition, the PR target should be short enough to keep
the detector complexity acceptable, since detector complexity grows exponentially
with the length of the PR target.
A widely used method of designing PR target is to jointly optimize the target
and equalizer based on a minimum mean square error (MMSE) criterion, which
minimizes the total power of residual ISI and noise at the equalizer output [95, 14,
54]. To avoid trivial solutions, some constraint is imposed on the target [55, 65].
Among different investigated constraints, the monic constraint (i.e. first tap of
the target should be unity) outperforms other constraints [65]. The advantage
of monic constrained MMSE arises from its noise whitening capability, since it
results in an equalizer that is equivalent to the forward equalizer of the MMSE
based decision feedback equalizer [8, 62, 61]. Yet another approach to whiten
the correlated noise is to use a noise predictor at the output of the PR equalizer.
This gives rise to noise-predictive maximum-likelihood (NPML) detection [21].
At high recording densities, media noise becomes dominant in optical record-
ing systems. Due to the correlated, data dependant, and non-stationary nature
of media noise, conventional channel detectors designed for AWGN are no longer
optimum, and will have severe performance degradation. Although several ap-
proaches have been proposed to improve detection performance in the presence of
media noise [65, 47, 66, 51] for magnetic recording systems, relatively little work
has been done for optical recording.
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Constrained Codes
Constrained codes have been widely and successfully applied in data storage sys-
tems. As introduced in Section 1.2.1, two major constraints for optical recording
systems are runlength constraints (i.e. (d,k) constraints) and the dc-free con-
straint. In CD systems, an eight-to-fourteen modulation (EFM) code [39] is used,
with d = 2 and k = 10 constraints. The EFM code is a block code which maps
each 8-bit information word into a 14-bit codeword. The 14-bit codewords are
cascaded using 3 merging bits to ensure that the runlength constraints continue
to be satisfied when codewords are cascaded, and to achieve effective suppression
of the low-frequency content in the channel bit-stream,. This reduces the code
rate to 8/17. The strategy for designing modulation codes for DVD is more re-
fined than the original EFM code, without changing the runlength constraints.
In particular, the ‘Adler-Coppersmith-Hassner’ (ACH) algorithm, also known as
state-splitting algorithm [2, 58], has been used in the code design, and the re-
sulting so-called EFMPlus code [40] is a rate 8/16 sliding bock code with four
encoder states. The dc-control is performed using the surplus codewords that
pertain to each encoder state.
In blue laser disc systems, the minimum runlength constraint has been re-
duced from d = 2 to d = 1, since the latter constraint permits a higher code rate.
Furthermore, compared with d = 2 codes, d = 1 codes permit the use of larger
channel bit length for the same user bit length. This provides better tolerance
against writing jitter [70, 17]. For BD, the modulation code used is called 17PP
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code [70], which is a rate 2/3 variable-length code with d = 1 and k = 7 con-
straints, and with the parity-preserve property. The information word may have
a length of 2, 4, 6 or 8 bits, and the corresponding codewords have a length of 3,
6, 9 and 12 bits, respectively. The parity-preserve property means that the parity
of the information word is always equal to that of the corresponding codeword.




xi mod 2. (1.2)
By multiplexing dc-control bits with user data, and by making use of the parity-
preserve property of the code, the parity of the channel bit-stream can be con-
trolled. This results in effective dc-control. For HD-DVD, the recently proposed
modulation code, namely eight-to-twelve modulation (ETM) code, is a rate 8/12,
d = 1 and k = 10 code [48] with dc suppression. Furthermore, a repeated mini-
mum transition runlength (RMTR) constraint has been adopted by both BD and
HD-DVD, which limits the number of consecutive minimum runlengths to 6 with
the 17PP code [70], and to 4 or 5 with the ETM code [48]. It has been found that
the RMTR constraint can help to improve system tolerances, especially against
tangential tilt [70], and to prevent the quasi-catastrophic error patterns that occur
in certain PRML systems [48].
Error Correction Codes (ECC)
In data storage systems, without ECC, the bit error rate (BER) is around 10−4,
while the use of ECC brings this down to the order of 10−12 or less [85, 75]. In
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optical recording, random byte errors are mainly due to media defects, while burst
errors are caused by contaminations on the disc surface, such as finger-prints and
scratches. In CD systems, a cross-interleaved RS code (CIRC) [13] is used, which
consists of two RS codes (a [32, 28] code and a [28, 24] code) separated by a
cross-interleaver. The DVD system adopts a product code for error correction
[24]. The user data is split into clusters of 32 kilo-bytes (KB), and each cluster
is stored in a 192 × 172 matrix for encoding purpose. Each row of data is first
encoded into a [182, 172] RS code, which is designed for correcting random errors
and for indicating the locations of burst errors. Then the vertical code, being a
[208, 192] RS code, uses erasure decoding to correct these bursts.
Compared to DVD, the spot size in blue laser disc systems (e.g. BD) is
significantly small. This results in increased sensitivity to dust and scratches
on the disc surface. A so-called picket code [70, 17] is the new error detection
and correction method used for BD. The picket code consists of a long distance
code (LDC) combined with a burst indicator subcode (BIS). The BIS is used for
indicating the locations of bursts. An errors-and-erasures decoder of the LDC
corrects these bursts together with random errors. The LDC has 304 [248, 216]
RS codewords containing 64 KB user data, while the BIS has 24 [62, 30] RS
codewords. Further, all the above RS codes are based on 8-bit symbols (i.e.
bytes).
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1.2.4 Performance Measures
The performance of coding and detection schemes for data storage systems can
be assessed and quantified using the three criteria described below.
Bit Error Rate (BER)
Referring to Figure 1.1, the bit error rate (BER) is usually measured at the output
of the channel detector. It reflects the frequency of occurrence of bit errors at the
detector output. The BER is given by
BER =
number of error bits at channel detector output
number of bits at constrained encoder output
. (1.3)
Byte Error Rate (ByER)
The byte (symbol) error rate (ByER) is measured at the output of the constrained
decoder, and it reflects the average ECC byte (symbol) errors at the ECC decoder
input. Compared to BER, the ByER further accounts for the impact of the
inverse-precoder (see Section 2.1 for details) and the constrained decoder on the
system performance. It is defined as
ByER =
number of error bytes at constrained decoder output
number of bytes at constrained encoder input
. (1.4)
ECC Failure Rate (EFR)
The ECC failure rate (EFR) is the ultimate performance criterion of a data
storage system. An ECC decoder (without interleaving) typically fails when the
number of error symbols, Ns, that occur within one codword is greater than the
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error correction capability, t, of the code. Therefore, EFR is defined as
EFR = Pr{Ns > t}. (1.5)
1.3 Motivation and Scope of the Current Work
The main features expected from a data storage system are high recording den-
sity, high data transfer rate, good reliability and low cost. However, as density
increases, the readback signal suffers from increase in noise and linear/nonlinear
distortions. This makes data recovery increasingly difficult, and requires increas-
ingly powerful coding and signal processing techniques. At the same time, com-
plexity of these techniques should be kept to a minimum to support high-speed
and low-cost implementation of the system. The complexity issue is especially
important for optical recording systems, whose major application lies in the con-
sumer electronics area.
To improve the performance under aggressive recording conditions, currently,
there is a great deal of activity exploring the viability of turbo coding and soft
iterative decoding for future storage products [91, 63, 56]. Iteratively decodable
codes, such as turbo codes or low density parity-check (LDPC) codes, are promis-
ing soft ECC schemes with the potential to approach channel capacity. However,
due to their extremely high implementation complexity and large latency, these
schemes have so far not found their way to commercial systems.
In recent years, there has also been a lot of interest in constrained codes that
have error correction properties [23, 27, 15]. The reason is that unlike the situation
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in conventional read channels, where ECC is expected to correct all the errors
that remain at the output of the constrained decoder, dominant short error events
can be corrected by the application of low-redundancy PC codes in conjunction
with a post-processor. This reduces the loss in error correction capability of
ECC due to random short errors and results in a simple and efficient solution
to improve the overall performance. Compared with iteratively decodable codes,
the PC-code-based approach has found wide acceptance since the performance-
complexity trade-off offered by these codes is very attractive and affordable. This
approach has been widely studied for magnetic recording channels [23, 27, 86, 49].
However, relatively little work has been done for optical recording channels [20].
Therefore, the focus of this thesis is to develop PC-code-based recording systems
to achieve higher recording capacity with low implementation complexity, for
high-density blue laser disc systems such as the advanced versions of BD or HD-
DVD systems.
Since optical recording systems have completely different channel character-
istics, code constraints, and media noise and other linear/nonlinear distortions
compared to magnetic recording systems, different PC coding and post-processing
schemes need to be developed. In this work, we make a thorough study on devel-
opment and analysis of PC-code-based optical recording systems. In particular,
most of the key constituents of the system shown in Figure 1.1 are designed and
optimized in this thesis for optical recording channels with different recording
densities and different proportions of white noise and media noise. Our study
comprises the following steps.
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• Channel model: From the conventional Braat-Hopkins model to a general-
ized Braat-Hopkins model, to facilitate fair comparison for different coding
schemes and recording densities in a common framework;
• Constrained codes: From the rate 2/3 d = 1 code, whose code rate equals
that of the standard codes for BD and HD-DVD, to capacity-approaching
d = 1 codes, to reduce the code rate loss as well as the encoder/decoder
complexity;
• Constrained PC codes: Frommodeling the PC codes by assuming the parity-
check result for each channel data segment to be known at the receiver (i.e.
computing the syndrome in a data-aided mode without constructing explicit
constrained PC encoder), to designing capacity-approaching combined con-
strained PC codes, to provide a general and systematic way to efficiently
combine constrained codes with PC codes;
• Noise: From a channel with AWGN only to a channel with both media
noise and AWGN, to develop novel channel detection, PC coding and post-
processing scheme to combat media noise, which is correlated, data depen-
dant, and non-stationary in nature;
• Recording density: From nominal density to high density, to evaluate the
system’s performance over different recording densities;
• Performance criteria: From BER at the channel detector output, to ByER
at the constrained decoder output, and to EFR at the ECC decoder output,
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to provide various assessments of the PC-code-based systems.
1.4 Contributions of the Thesis
The thesis makes contributions and reports original work on PC-code-based op-
tical recording systems. The main contributions include six parts.
• The first part proposes a generalized Braat-Hopkins model for optical record-
ing channels, which provides a fair basis for the performance comparison
of detection schemes over different coding schemes and recording densities,
for channels with white Gaussian noise and media noise.
• The second part investigates the performance bounds for bit error rates
and error event probabilities, different PC codes, simple and efficient post-
processors, and impact of error events that are split across data block
boundaries and the corresponding remedy.
• The third part derives analytically the relationship between the number
of encoder states and the maximum size of certain capacity-approaching
constrained codes, and obtains the minimum number of encoder states.
• The fourth part proposes a general and systematic code design technique for
constructing capacity-approaching constrained PC codes, which can detect
any dominant error event or error event combinations.
• The fifth part proposes novel detection, PC coding and post-processing
schemes to combat media noise.
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• The sixth part analyzes the failure rates of ECC for the developed PC-code-
based systems.
1.5 Organization of the Thesis
The rest of the thesis is organized as follows.
In Chapter 2, we propose a generalized Braat-Hopkins model for optical
recording channels, which facilitates fair comparison for different coding schemes
and recording densities in a common framework. The investigation on various
basic issues associated with PC-code-based systems is presented in Chapter 3.
In Chapter 4, we analytically investigate the relationship between the number of
encoder states and the maximum size of certain capacity-approaching constrained
codes, and obtain the corresponding minimum number of encoder states. A
general and systematic code design technique to efficiently combine constrained
codes with PC codes is proposed in Chapter 5. In Chapter 6, we propose two novel
modifications to the channel detector to combat media noise. We also develop a
PC coding and a data-dependent post-processing scheme for error detection and
correction. In Chapter 7, we develop semi-analytical approaches for estimating
the failure rates of ECC, and analyze the EFR for the developed PC-code-based
systems. Finally, in Chapter 8, we present a summary of the thesis. Future




In this chapter, a generalized Braat-Hopkins model is proposed for read-only and
re-writable optical recording channels, and it is used throughout this thesis. In
this model, the quantities signal-to-noise ratio (SNR), optical cut-off frequency,
and media noise are defined with respect to user bit rate. We also show how
these quantities can be used to arrive at various parameters of the channel (e.g.
noise variance, symbol response) for given code rate and cut-off frequency. In
Section 2.1, we start with an overview of the conventional Braat-Hopkins model.
The generalized model specification for channels with white noise is developed in
Section 2.2 and that for channels with white noise and media noise is developed
in Section 2.3. In Section 2.4, we present a summary of the generalized model and
illustrate the effect of code rate on certain key quantities in the channel model.
Finally, concluding remarks are given in Section 2.5.
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2.1 Conventional Braat-Hopkins Model
Future optical recording channels are likely to be severely hampered by electronics
noise and media noise. During the development of reception schemes to ensure
satisfactory data detection performance on such channels, it becomes necessary to
investigate the system’s performance with different coding schemes and recording
densities. The purpose of this chapter is to develop a generalized description
of the recording channel model that will facilitate fair comparison for different
coding schemes and densities in a common framework, for channels with additive,
white and Gaussian noise (AWGN) and media noise. During the development,
we assume that there are no timing uncertainties due to clock drift or channel
delay, so that no timing recovery is necessary. This simplifies the study.
Figure 2.1 shows the basic continuous-time model of the optical recording
channel. The user bits, at the rate 1/Tu bits/second, are coded by a channel
encoder, which in general, consists of an ECC encoder and a constrained encoder.
There are two formats to denote the channel bit-stream, namely, the non-return-
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Figure 2.1: Continuous-time model of optical recording channel with addi-
tive noise.
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whereas a change in the state of the medium corresponds to a channel bit ‘1’, no
change corresponds to a channel bit ‘0’. In NRZ format, whereas one state of the
medium corresponds to a channel bit ‘1’, the other state corresponds to a channel
bit ‘0’. Usually, the input data is first encoded by the constrained encoder using
NRZI format [38] and then transformed into NRZ format before being sent to the
write circuit. This transformation is known as ‘NRZI to NRZ precoding’, which
is illustrated by Figure 2.2. The constrained coded NRZI sequence {bk} is first
passed through a precoder whose transfer function is given by 1/(1⊕D), where
‘⊕’ is the Boolean XOR operator and ‘D’ is the 1-bit delay operator. Therefore,
the precoder output sequence {âk} in NRZ format is given by
âk = bk ⊕ âk−1. (2.1)
By assigning +1 to ‘1’ and −1 to ‘0’ in {âk}, we obtain the sequence {ak}, which










kb 1 0 1 0 0 1 0 0 1 0
ka
 1 1 0 0 0 1 1 1 0 00
ka 1+ 1+ 1− 1− 1− 1+ 1+ 1+ 1− 1−1−




Figure 2.2: Illustration of NRZI to NRZ precoding.
2.1 Conventional Braat-Hopkins Model 26
The resulting channel bits ak ∈ {−1,+1} are at the rate 1/T , where T =
RTu, with R being the code rate of the channel code. A linear pulse modulator
transforms the channel coded data sequence ak into a binary write signal s(t).
The impulse response c(t) of the linear pulse modulator is given by
c(t) =

1, |t/T | < 0.5,
0, else,
(2.2)





where Ω is the frequency normalized by the channel bit rate 1/T .
The replay signal r(t) is assumed to be a linearly filtered and noisy version
of the write signal according to
r(t) = (s⊗ f)(t) + n(t). (2.4)
Here, f(t) denotes the impulse response of the channel, ‘⊗’ denotes convolution,
and n(t) is the additive noise, which is assumed to be white Gaussian with power
spectrum density (two sided) N0/2. Media noise is ignored in this section and
will be considered in Section 2.3.
The Braat-Hopkins model [11] is a linear model for the channel impulse re-
sponse f(t), applicable for read-only and re-writable optical channels. According
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The quantity Ωc = fcT , which is the optical cut-off frequency (fc) normalized
to the channel bit rate, is a measure of the recording density. The smaller the
cut-off frequency is, the higher is the recording density, and vice versa. For an
optical recording system using a laser diode with wavelength λ and a lens with




where Lc = νT is the physical length of one channel bit, and ν is the media
velocity. For BD systems, with λ=405 nm, NA=0.85 and Lc=75 nm, we get
Ωc ≈ 0.315.
The channel symbol response h(t) is obtained by convolving f(t) with c(t).

























Because h(t) is bandlimited to well within [−1/(2T ), 1/(2T )] for recording den-
sities of practical interest, we can replace the continuous-time model in Figure
2.1 with the discrete-time model in Figure 2.3. In Figure 2.3, hk is the sampled
version of h(t), nk is a discrete-time white Gaussian noise with power spectrum
density (two sided) N0/2, and rk denotes the readback signal samples, all at the
rate of 1/T samples/second. Equivalently, rk can be obtained by passing the
continuous-time readback signal r(t) through an ideal low-pass filter with cut-off
frequency 1/(2T ) and sampling the output at the rate 1/T samples/second.
Conventionally, the SNR is defined in the sense of the matched-filter bound
[83]. That is,





















h2k is the energy in the symbol response hk and σ
2
n is the noise variance





In summary, in the conventional Braat-Hopkins model, quantities such as SNR
and optical cut-off frequency are all defined with respect to channel bit rate.
Because the channel bit rate is not independent of the code rate, these quantities
are not able to explicitly bring out the impact of different code rates on the
system performance, which is extremely important for the design and performance
evaluation of different coding schemes.
In the following sections, a generalized Braat-Hopkins model is developed. In
this model, we consider the user as an absolute point of reference and define the
quantities SNR, optical cut-off frequency, and media noise with respect to user
bit rate rather than channel bit rate. Because the user bit rate does not include
the effect of code rate, defining the above quantities with respect to user bit
rate is preferable when we need to study the performance of various coding and
detection schemes. In addition, we also show how these user-defined quantities
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can be used to arrive at various parameters of the channel (e.g. noise variance,
symbol response).
2.2 Generalized Model for Channel with White
Noise
Optical cut-off frequency: In the generalized model, the optical cut-off fre-
quency is specified in terms of the user bit rate. That is, the normalized cut-off
frequency is given by Ω˜u = fcTu. Thus, Ω˜u is an indication of the recording den-
sity at the user side. The smaller the value of Ω˜u is, the higher is the recording
density, and vice versa. At the channel side, T = RTu and Ωc = RΩ˜u, with R
being net code rate arising from all the channel codes, i.e. constrained codes,
parity-check (PC) codes, and ECC. In this way, we keep the information density
(in terms of Ω˜u) the same, and adjust the channel bit density (in terms of Ωc) to
account for the influence of different code rates.
ECC is always present in data storage systems (see Figure 1.1). However,
when it is not considered during the development of coding and detection schemes,
a common practice, for the sake of convenience, is to ignore it’s code rate while
defining the user density [85, 62, 69]. In Chapters 3 to 6, our study does not
include ECC, and hence we do not include the code rate of ECC while defining R
and user density. The resulting user normalized optical cut-off frequency without
ECC consideration (i.e. the normalized frequency defined at the input of the
constrained encoder) is denoted by Ωu. In Chapter 7, the ECC has been included
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in the study, and hence its code rate has been taken into account while defining
R and Ω˜u. Similar definitions can be found in [85].
According to the current standards of BD [70], at the channel side, cut-off
frequencies Ωc = 0.33 and Ωc = 0.25 represent recording systems with nominal
density and high density, respectively. Considering only the standard rate 2/3
d = 1 constrained code without ECC, the corresponding user normalized cut-off
frequencies are given by Ωu = 0.5 and Ωu = 0.375, respectively. They are used
in the study of Chapters 3 to 6. In Chapter 7, an ECC with code rate RECC is
included in the study and hence we obtain Ω˜u = 0.5/RECC and Ω˜u = 0.375/RECC,
for the nominal density and high density, respectively.
Impulse response: According to the Braat-Hopkins model, the Fourier trans-



































F (Ω) cos(2piΩt/RTu)dΩ, (2.10)
since F (Ω) is an even symmetric function. Substituting for F (Ω) from (2.9) in















1− x2 sin(ωctx)dx for t 6= 0 (2.11)






















1− x2 sin(2piΩ˜uRkx)dx for k 6= 0 (2.13)







The impulse response is obtained by numerically evaluating the integral in (2.11)
or (2.13), since it does not have a closed-form expression.
Transition response: If the recorded data contains an isolated transition,
when the laser spot scans the leading edge of a recorded domain, the replay
signal exhibits an upgoing transition g(t) that is the transition response of the
channel. Noting that the isolated transition response g(t) of the channel is two
















which can be evaluated numerically.
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As before, we have to resort to a numerical approach to evaluate (2.17) or (2.18).
User SNR: To develop a SNR that is independent of the code rate, we define
a ‘user SNR’ as the channel SNR for the case of R = 1. Thus, we get











is the white noise power in the user bandwidth 1/Tu and hku is the channel symbol







When studying the performance over different user densities, the reference signal
power in the user SNR needs to be independent of density. For this, hku in (2.21)
is evaluated for a particular user density, e.g. Ω˜u = 0.33, which is independent of
the densities at which the channel and receiver are tested.
At the channel side, due to coding, the system bandwidth increases by a
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2.3 Generalized Model for Channel with Media
Noise
2.3.1 Media Noise in Rewritable Optical Recording Sys-
tems
The media noise [96, 79, 71, 94] is a physical property of the storage media, and
hence it exhibits different characteristics for different systems. For example, in
magnetic recording systems, the media noise is mainly caused by transition jitter,
which causes the edges of magnetic transitions to be randomly displaced [71, 74].
In rewritable optical recording systems, the active layer of the disc is first
initialized to the crystalline phase. During the writing process, a high power laser
beam heats the material locally and makes the material melt and lose its poly-
crystalline structure. When the material solidifies, amorphous marks are formed
[79, 1]. Previously written amorphous marks are erased by heating the mate-
rial to a temperature between crystallization and melting temperature using a
medium power laser. This reverts the material back from the amorphous state
to the crystalline state, and enables direct overwrite. The noise in this type of
medium arise from roughness of medium surface and groove profiles, graininess of
the polycrystalline recording layer, substrate material, and thin-film coatings. In
particular, the media noise is mainly caused by scattering of light at grain bound-
aries and variation of material refractive index due to the random orientation of
crystallites. Experimental study shows that these noises cause fluctuations in the
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reflectivity of the disc [79, 1], which further lead to random fluctuations in the
amplitude of the replay signal (or photodetctor voltage).
Moreover, the media noise in the crystalline state has been found to be
significantly higher than that in the amorphous state [79, 1]. This is due to the
fact that the polycrystalline grain noise is absent in the amorphous marks, and the
influence of crystal orientation variations on the disc reflectivity is more significant
in the crystalline state than that in the amorphous state [79]. Therefore, the
media noise for rewritable systems is mainly caused by random fluctuations in
the amplitude of the replay signal from the crystalline state. The fluctuations of
the replay signal from the amorphous state are relatively weak, and hence can be
ignored. In this thesis, we focus on combating this type of media noise. In the
study, without loss of generality, we associate the crystalline state with ak = +1
and the amorphous state with ak = −1.
2.3.2 Channel Modeling for Media Noise
For simplicity we first consider only the erased track, which corresponds to the
all ‘+1’ data sequence. We will then extend the study to the recorded track
(i.e. arbitrary data sequence). Figure 2.4 depicts the continuous-time channel
model with media noise, for an erased track. For an all-polycrystalline track,
the continuous-time noise caused by fluctuations of the reflectivity of the disc
can be represented as a stationary random signal u(t). We assume that u(t) is
white Gaussian with power spectrum density U0. The value of U0 depends on
various properties of the laser and system, such as the laser wavelength λ, the










Figure 2.4: Continuous-time model of the channel with media noise, for an
erased track.
numerical aperture NA, the effective incident laser power, the optical efficiency
of the system, as well as the sensitivity of the photodetector [79]. The noise
component y(t) of the channel readback signal z(t) is obtained by filtering u(t)
with the impulse response f(t) of the channel. This is because media noise is
generated at the disc and read circuit side, rather than the write circuit side.
Note that for the all ‘+1’ data sequence, y(t) is stationary. Furthermore, for
given media and system, y(t) is independent of the channel bit interval T .
Figure 2.5 shows the discrete-time counterpart of the channel model of Figure
2.4. It is obtained as follows. As mentioned in Section 2.1, we can convert x(t)
into a discrete-time sequence xk of data rate 1/T , as depicted by the lower path







C(Ω + n)F (Ω + n). (2.23)





C(Ω)F (Ω), for |Ω| ≤ 0.5. (2.24)
For recording densities of practical interest, F (Ω) has no excess bandwidth, and










Figure 2.5: Discrete-time counterpart of the channel model of Figure 2.4.
C(Ω) ≈ T for Ω such that F (Ω) is significant. Hence we have the approximation
Hd(e
j2piΩ) ≈ F (Ω). (2.25)
Similarly, by sampling y(t) at rate 1/T , we obtain the sampled noise sequence







U0|F (Ω + n)|2. (2.26)





|F (Ω)|2, for |Ω| ≤ 0.5. (2.27)
In the discrete-time channel model, it is desirable to model yk by passing a white
Gaussian discrete-time random sequence εk through a linear filter qk. In that
case, yk has power spectrum density
Pd(e
j2piΩ) = σ2ε |Qd(ej2piΩ)|2, (2.28)
where σ2ε is the variance of εk, and Qd(e
j2piΩ) is the Fourier transform of qk. A





j2piΩ) = F (Ω). (2.29)
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In view of (2.25), we obtain the approximate equivalent discrete-time model for
the noise part, depicted by the upper path of Figure 2.5.
Let us now consider the recorded track, which corresponds to an arbitrary
data sequence. Since media noise is mainly caused by fluctuations in the reflec-
tivity of the crystalline marks (i.e. ‘+1’s), and no such fluctuations arise from the
amorphous marks (i.e. ‘-1’s), we can extend the above derived model to arbitrary
data. The resulting discrete-time channel model with media noise and AWGN is
shown in Figure 2.6. As illustrated by Figure 2.6, we model the fluctuations in
the reflectivity of the disc as a white Gaussian random process {εk} with variance
σ2ε . We model the data-dependent nature of the media noise by multiplying εk
with 1+ak
2
. That is, the input data ak is additively corrupted by εk only when
ak = +1, which corresponds to the crystalline state. The readback signal can






















The variance σ2ε of εk, according to (2.29), is given by σ
2
ε = U0/T at the
channel side. At the user side, the corresponding noise power in the user band-





we wish to further normalize σ˜2ε into a dimensionless quantity. For simplicity, we
choose to specify σ˜2ε with respect to the power of the channel input data, i.e. to
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kε
ka











Figure 2.6: Discrete-time model of the channel with media noise and
AWGN.




= σ˜2ε . (2.31)




For the channel with both media noise and AWGN, we still use the SNR
defined by (2.19) to (2.22). Thus, the SNR definition includes the electronics
noise only. The influence of media noise is indicated separately by the quantity
∆˜ε. Similar definitions can be found in [51]. The SNR definition we adopted here
is unlike that proposed in [66, 67], where the total noise power is defined as the
sum of the powers of the electronics noise and media noise. We do this because of
the following. Since these two noises have different characteristics, they introduce
different effects on the system performance. For example, the performance with
a noise composition 10:90 may be quite different from that with a composition
of 90:10. Therefore, defining SNR using the sum of the powers of the two noises
may lead to inconsistent results.
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2.4 Model Summary and Numerical Results
In the generalized Braat-Hopkins model, the channel is completely defined by
specifying the SNR, optical cut-off frequency and media noise with respect to
user bit rate, and the code rate. Table 2.1 summarizes the generalized model,
showing how to obtain the various channel parameters from the above quantities.
Using the generalized model, we now illustrate the effect of the code rate on
channel SNR and symbol response hk. In this section, for the sake of simplicity, we
temporarily ignore ECC. Figure 2.7 shows the channel SNR for cut-off frequencies
Ωu = 0.5, 0.375 and 0.33, for a given user SNR of 20 dB. The code rate ranges
from R = 8/17, which corresponds to the EFM code, to the maximum of R = 1.
As expected, the channel SNR increases as code rate increases for a given Ωu.
For a given code rate, the channel SNR decreases as Ωu decreases. Recall from
(2.7) that the channel SNR is the ratio of the energy in hk to the noise power
in the bandwidth 1/T . In other words, for given user SNR and user density,
the channel SNR shows the effect of decrease in signal energy and increase in
noise bandwidth due to decrease in code rate, and vice versa. Further, since the
channel SNR is defined as the the matched-filter bound (see (2.7)), it specifies
the maximum achievable detection SNR in the absence of distortions. Thus, it is
the minimum SNR that is required to achieve a given BER level.
The channel symbol response hk for different R with Ωu = 0.5 and 0.375 are
shown in Figure 2.8. The chosen code rates correspond to no code (R = 1), 17PP
code (R = 2/3), EFM code (R = 8/17), and EFMPlus code (R = 8/16). Observe
2.4 Model Summary and Numerical Results 40
Table 2.1: The generalized Braat-Hopkins model.
Model specification (Tu = user bit period)
1) Code rate, R
2) Optical cut-off frequency (normalized by user bit rate), Ω˜u





, hku is the Tu-spaced sym-
bol response with Ω˜u = 0.33 (see eqn.(2.21))
4) Power of disc reflectivity fluctuations εk in the user bandwidth 1/Tu
(normalized by E[a2k] = 1), ∆˜ε = σ˜
2
ε
Channel parameters (T = channel bit period)
1) Optical cut-off frequency (normalized by channel bit rate), Ωc = RΩ˜u
2) Symbol response (T -spaced), hk (see eqn.(2.18))
3) Impulse response (T -spaced), fk (see eqns.(2.13),(2.14))
4) Electronics noise variance, σ2n = σ
2
u/R





6) Power of disc reflectivity fluctuations εk in the channel bandwidth 1/T
(normalized by E[a2k] = 1), ∆ε = σ
2
ε = ∆˜ε/R
that for a given Ωu, the energy and bandwidth of hk decrease as R decreases. For
a given R, the energy and bandwidth of hk decrease and ISI increases as Ωu
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Figure 2.7: Channel SNR versus code rate for 20 dB user SNR.
decreases.
2.5 Conclusion
A generalized Braat-Hopkins model for optical recording channels has been pro-
posed. Important channel parameters such as signal to noise ratio, optical cut-off
frequency and media noise are defined with respect to user bit rate. These def-
initions are independent of the code rate and recording density, and therefore
provide a fair basis for the performance comparison of detection schemes over

















































Based on Rate 2/3 Code
Compared with magnetic recording channels, optical recording channels have
completely different channel characteristics, code constraints, as well as media
noise and other linear/nonlinear distortions. Therefore, different parity-check
(PC) codes and post-processors need to be designed to detect and correct the
specific dominant error events (i.e. the most likely error events that can occur)
at the output of the Viterbi detector (VD). The objective of this chapter is to
investigate various basic issues associated with PC-code-based optical recording
systems. This includes: the performance bounds for bit error rates and error
event probabilities, the dominant error events at the VD output, different PC
codes, simple and efficient post-processors, impact of error events that are split
across data block boundaries and the corresponding remedy, as well as the effects
of code rates and recording densities. In this chapter, for the sake of simplicity,
the investigation is based on the rate 2/3 (1,7) code [100], whose code rate equals
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that of the standard d = 1 codes used in BD and HD-DVD [70, 48]. Further, the
study does not include an explicit constrained PC encoder. Instead, we model
the PC codes by assuming that the parity-check result for each data segment is
known at the receiver, and by taking into account the corresponding code rate
loss (see Section 3.2.1 for details). In addition, the channel noise is assumed
to be additive, white and Gaussian (AWGN). The performance of the system is
evaluated in terms of the bit error rate (BER).
In Section 3.1, we compute performance bounds on bit error rates and error
event probabilities, with and without PC codes. Based on these analyses, dom-
inant error events have been found. Various PC codes are discussed in Section
3.2. The study of post-processing schemes is presented in Section 3.3. In Section
3.4, we analyze the impact of boundary error events and propose a novel remedy
scheme. In Section 3.5, we first study the choice of codeword length for the PC
codes under study. Comparison of theoretical and simulated BER bounds of these
PC codes is then presented to corroborate the BER analysis. Thereafter, BER
performances of various PC codes with post-processing are presented, at both
nominal density and high density. Finally, Section 3.6 concludes this chapter.
The original contributions in this chapter are as follows.
• Analysis of BER and error event probabilities of VD based d = 1 channels,
and derivation of analytical bounds on bit error rates, achievable by various
PC codes.
• Analytical approach to compute the probability of d = 1 sequences that
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support given error events at the VD output.
• The design of various PC coding schemes using existing as well as new
codes, and the associated optimum codeword lengths.
• The development of a multiple-error-event correction matched-filtering type
post-processor.
• The analysis of the boundary error events and the development of a remedy
scheme for post-processing.
3.1 Bit Error Rate Analysis
3.1.1 Introduction
Analytical approaches for evaluating the performance of PRML detection systems
for the uncoded (i.e. d = 0 constrained) case are available in [29, 31, 33, 68]. But,
similar approaches for coded channels are not available. Moreover, the published
BER performances for optical recording with PC codes and post-processing are
based on Monte Carlo simulations, and no BER bounds have been developed for
such systems. Due to a number of reasons, there is a need to develop analytical
methods to evaluate the BER performance of optical recording channels with the
d = 1 constraint and PC codes. Such analyses enable predicting the system’s
BER performance in very low error probability regions, and/or with different
codes. Furthermore, they also provide valuable guidelines for the development of
PC codes and post-processing schemes.





















Figure 3.1: Block diagram of d = 1 channel with parity-check (PC) code and
post-processing. The channel noise is assumed to be AWGN.
Figure 3.1 shows the block diagram of a d = 1 channel with PC codes and
post-processing. The d = 1 constrained PC encoder adds the d = 1 constraint
as well as PC constraints on fixed-length segments of user data. Violation of the
PC constraints in the detected bit sequence enables error detection. The task
of locating the exact positions of the errors is done by a post-processor. Since
this chapter focuses on BER of the PC coded system, the error-correction code
(ECC) encoder/decoder is not included in this study.
In Figure 3.1, hk is the channel symbol response, which is defined in Chapter
2. Furthermore, wk is the impulse response of the equalizer, which is designed
using the minimum mean-squared error (MMSE) criterion [35] for a given choice
of the partial response (PR) target gk, k = 0, 1, · · · , Lg−1. The PR target used in
this chapter is a 7-tap symmetric filter whose coefficients are taken directly from
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the central part of the channel symbol response hk. Our study shows that the VD
with the above 7-tap PR target achieves similar performance to that of both the
monic-constrained (i.e. g0 = 1) MMSE equalization [65] and the noise-predictive
(NP) PR equalization [21], implying that the 7-tap target is close to optimum.
This can be attributed to the very good match between the 7-tap target and the
channel response. The channel noise nk is assumed to be AWGN.
3.1.2 Performance Bounds
Performance Without Parity-Check (PC) Codes
We define the transmitted non-return-to-zero (NRZ) data sequence of length N
at the output of the d = 1 constrained encoder by codeword a = (a1, a2, · · · , aN),
with ai ∈ {−1,+1}, and 1 ≤ i ≤ N . Hence, a ∈ A, where A denotes the
code book of the d = 1 constrained codewords of length N . The corresponding
detected sequence is denoted by aˆ = (aˆ1, aˆ2, · · · , aˆN). If this decision is incorrect,
it will produce error(s) ei = ai− aˆi. An error event e is said to extend from time
i1 to i2 if
• there exist finite integers 1 ≤ i1 ≤ i2 ≤ N such that ei1−i = 0 and ei2+i = 0,
for 0 < i ≤ Ld, with ei1 6= 0 and ei2 6= 0, and
• there exists no integer j, with i1 ≤ j ≤ i2−Ld, such that ej = ej+1 = · · · =
ej+Ld−1 = 0,
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where Ld is the memory length of the channel
1. A given error event e can be
supported by only certain, if any, admissible codewords. The codeword a is
said to be admissible if the erroneous word aˆ = a − e also satisfies the d = 1
constraint. We do not include the k constraint in this analysis, since its impact
on the performance is negligible.
Let E denote the set of error events at the detector output. Since these error
events are mutually exclusive, the probability that an error event starts at time










with U(e) ⊂ A is the set of all admissible codewords for a given e. It is difficult to
find exact expressions for Pr(e|a) because of the complicated shapes of decision
regions in theN -dimensional signal space. Instead, we can derive an upper bound,
Pub(e), which ignores the possibility of any detected sequence other than aˆ. That
is, the bound Pub(e) is essentially the probability that the detector input is closer
to the input signal estimated using aˆ than it is to the signal estimated using the
correct sequence a [53].
For Viterbi detection with equalization target gk of length Lg, and by taking
into account the noise correlation at the detector input, Pub(e) can be expressed
1In the presence of colored noise at the VD input, Ld must exceed the channel memory
length to account for the memory induced by noise correlation.












l=0 glek−i, φ(k) denotes k
th lag of the noise autocorrelation at







Therefore, we may rewrite Pr(e) as
Pr(e) ≤ U(e)Pub(e), (3.4)
where U(e) =
∑
a∈U(e) Pr(a) is the probability of selecting an admissible data
sequence a ∈ A that supports e. This probability will be computed in Section










where W (e) is the number of nonzero elements in e.
Performance With Parity-Check (PC) Codes
The d = 1 constrained PC encoder contains a (1,7) encoder combined with the
PC encoder. The PC encoder provides codewords with the “zero syndrome”
property [57, 101]. We consider p parity-checks defined by the vectors cl =
(cl,0, cl,1, . . . , cl,N−1) (i.e. the lth row of the corresponding parity-check matrix),
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where cl,i ∈ {0, 1}, and 0 ≤ l ≤ p−1. It follows from the definition of a codeword
that any uncorrectable error event, considered as a ternary vector, should also





mod 2 = 0, 0 ≤ l ≤ p− 1, (3.7)
where e¯i = 1 if ei 6= 0, and e¯i = 0 if ei = 0.
To compute the performance bound with PC code, we assume that the post-
processor is able to correct all dominant error events (i.e. the most likely er-
ror events that can occur) at VD output with nonzero syndromes without mis-
correction. Dominant error events with zero syndromes as well as non-dominant
error events are left uncorrected. We define E to be the set of dominant error
events at the detector output with nonzero syndromes. Proceeding in similar
lines as we did for the case without PC codes, we can obtain the BER bound





Computation of Probabilities U(e)
To compute U(e), a maxentropic approach is adopted. A simple maxentropic
Markov chain, describing d = 1 constrained sequences in NRZ format, is shown
in Figure 3.2 [52]. It has 4 states, which are labeled by the four different combi-
nations of 2-bit NRZ symbols {++,+−,−+,−−}. The states are connected by
arrows which represent allowed transitions from one state to the other, and the
corresponding probabilities are indicated on the edges. The transition probability
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Figure 3.2: State transition diagram for d = 1 codes in NRZ format.
matrix is given by
TNRZ =

1− p˜ p˜ 0 0
0 0 0 1
1 0 0 0
0 0 p˜ 1− p˜

, (3.9)




≈ 0.382 is the probability of transition from state {++} to
state {+−}, or from state {−−} to state {−+} [38]. This chain has the steady
state probabilities pi(++) = pi(−−) = 1
2(1+p˜)
and pi(+−) = pi(−+) = p˜
2(1+p˜)
.






successive bits in a and aˆ, presented in the following order:



































The states Si−1 and Si are used to map the rows and columns in three 16 × 16
matrices Tei , ei ∈ {0,+2,−2}. The elements of these matrices will be denoted
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by T0[k, l], T+2[k, l] and T−2[k, l], respectively. Each matrix Tei describes the
transitions that support ei. An element on the intersection of the row and column
corresponding to the states Si−1 and Si, respectively, in Tei is zero if either
{ai−2, ai−1, ai} or {aˆi−2, aˆi−1, aˆi} violates the d = 1 constraint, or if ei 6= ai − aˆi.
Otherwise, this element represents a nonzero probability of transition from the
input state {ai−2, ai−1} to the new state {ai−1, ai}. By inspecting all possible
states, matrices Tei can be derived. For example, the matrix T0 is given by
T0 =

1− p˜ 0 0 0 0 p˜ 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 p˜ 0 0 0 0 0 0 0 0
1− p˜ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1− p˜ 0 0 0 0 p˜ 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 p˜ 0 0 0 0 1− p˜ 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1− p˜
0 0 0 0 0 0 0 0 p˜ 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 p˜ 0 0 0 0 1− p˜

.(3.10)
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Similarly, the nonzero elements of T+2 and T−2 can be derived as
T+2[13, 10] = T+2[14, 12] = T+2[16, 12] = p˜;
T+2[1, 2] = T+2[2, 4] = T+2[4, 4] = 1− p˜;
T+2[9, 2] = T+2[10, 4] = T+2[12, 4] = 1;
T−2[1, 5] = T−2[3, 5] = T−2[4, 7] = p˜;
T−2[13, 13] = T−2[15, 13] = T−2[16, 15] = 1− p˜;
T−2[5, 13] = T−2[7, 13] = T−2[8, 15] = 1. (3.11)
Further, we define a vector b which contains the stationary probabilities of states
at the beginning of the error event. The nonzero elements of b are given by
b[1] = b[16] =
1
2(1 + p˜)




In terms of these quantities, we get






·T20 · 1, (3.13)
where ‘T ’ denotes matrix transpose, 1 is an all-ones vector of length 16, and
T 20 is used to ensure that the error event e ends without violating the d = 1
constraint, since two more NRZ bits after the ending of the error event are needed
to examine the d = 1 constraint. We remark here that the above analytical
approach for computing U(e) can also be generalized for modulation codes with
other constraints, such as the d = 2 codes or the maximum transition run (MTR)
codes [69].
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3.1.3 Comparison of Numerical and Simulation Results,
without Parity-Check (PC) Codes
In this section, we present numerical calculations and computer simulation re-
sults to corroborate the above analyses, without including the PC codes. The
performance evaluation with PC codes will be presented in Section 3.5.2.
Figures 3.3(a) and (b) compare the BER bounds obtained from (3.6) with
computer simulations, at nominal density (with Ωu = 0.5) and high density (with
Ωu = 0.375), respectively. As Figure 3.3 shows, inclusion of more error events
in the summation on the right side of (3.6) results in reducing the difference
between the theoretical and simulated results. With eight dominant error events,
the difference becomes negligible, thus corroborating the BER analysis in Section
3.1.2, for the case without PC codes.
Table 3.1 compares the theoretical and simulated error event probabilities
at VD output. In particular, the probability bounds of the first four dominant
error events (i.e. ±{2}, ±{2, 0,−2}, ±{2, 0,−2, 0, 2} and ±{2, 0,−2, 0, 2, 0,−2})
obtained from (3.4), as well as the error event rate bound obtained by includ-
ing eight dominant error events in the summation on the right side of (3.5) are
compared with simulation results. Using the cases of a user signal-to-noise ratio
(SNR) of 13 dB at Ωu = 0.5, and 16 dB at Ωu = 0.375 as examples, Table 3.1 ver-
ifies that the theoretical estimated error event probabilities closely match those
obtained by simulations. Similar observations are obtained with other SNRs as
well.
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(a)

















Theory ( with ± {2})
Theory ( with ± {2} and ±{2 0 −2})
Theory ( with ± {2}, ±{2 0 −2} and ±{2 0 −2 0 2})
Theory (with 8 events)
Simulation
(b)



















Theory ( with ± {2})
Theory ( with ± {2} and ±{2 0 −2})
Theory ( with ± {2}, ±{2 0 −2} and ±{2 0 −2 0 2})
Theory (with 8 events)
Simulation
Figure 3.3: Comparison of theoretical and simulated BER performances,
without parity-check (PC) codes. (a) Ωu = 0.5; (b) Ωu = 0.375.
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Table 3.1: Comparison of theoretical and simulated error event probabilities
at VD output.
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The pre-requisite knowledge required for the design of PC codes is the distri-
bution of dominant error events. From Section 3.1.2, we know that by applying
(3.4) for all possible error events e, we can get the error event distribution. Figure
3.4 shows the histograms of dominant error events at the detector output. The
probabilities of the first four dominant error events, normalized by the error event
rate, are particularly indicated for various SNR values. These histograms were
also verified by computer simulations. We found that the theoretical calculations
match the simulations very well.
We note that the error event distributions vary with SNR. This is because, as
derived in Section 3.1.2, the probability of a specific error event e is approximated
as U(e)Pub(e). Although Pub(e) is monotonous in SNR due to the nature of the
Q(·) function, the presence of U(e) causes the dominance to change with SNR.
Thus, the distribution of error events with a given code constraint depends on



































user SNR=11dB (BER=2.1878 × 10−3)
user SNR=12dB (BER=6.9952 × 10−4)
user SNR=13dB (BER=1.7482 × 10−4)
user SNR=14dB (BER=3.2144 × 10−5)





































user SNR=14dB (BER=1.9258 × 10−3)
user SNR=15dB (BER=5.9143 × 10−4)
user SNR=16dB (BER=1.5481 × 10−4)
user SNR=17dB (BER=3.1398 × 10−5)
user SNR=18dB (BER=3.4578 × 10−6)
Figure 3.4: Histogram of dominant error events obtained from theoretical
analysis, without parity-check (PC) codes. (a) Ωu = 0.5; (b) Ωu = 0.375.
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both Pub(e) and U(e).
3.2 Parity-Check Codes
3.2.1 Cyclic Redundancy Check (CRC) Codes
As effective and simple error detecting codes, cyclic redundancy check (CRC)
codes [57] are highly suitable for imposing PC constraints on constrained coded
data sequences. CRC codes can be classified into two categories: single-bit PC
codes and multiple-bit PC codes. These codes are defined by their generator
polynomials g(x) [57]. The degree of g(x) specifies the number of parity bits
added to the data.
The suitability and efficiency of different PC codes for a given channel and
detector are determined by the error event distribution at the detector output.
Through theoretical analysis as described in Section 3.1.2, we obtained the dom-
inant error events at the output of the detector, at Ωu = 0.5 and Ωu = 0.375.
Table 3.2 lists the first six dominant error events and the capabilities of selected
CRC codes in detecting these error events. In the table, a “
√
” indicates that the
error event can be detected by the corresponding PC code, and a “×” indicates
that the error event cannot be detected by the corresponding PC code.
In Table 3.2, the PC code with g(x) = 1 + x is the conventional single-bit
even PC code, which can detect error events with an odd number of bit errors.
The remaining codes in Table 3.2 are multiple-bit PC codes. Obviously, the codes
with more parity bits can detect more types of error events. By using 3 or more
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Table 3.2: Error detection capability of various CRC codes.
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parity bits, we can detect all the dominant error events listed in Table 3.2.
For the sake of simplicity, our study does not include an explicit constrained
PC encoder. Instead, we model the PC codes by assuming that the parity bits for
each codeword are known at the receiver. This is done by generating the syndrome
for each codeword in a “data-aided” mode. A general and systematic technique
for designing efficient constrained PC codes will be presented in Chapter 5.
When the PC constraints are imposed on the data, the modulation con-
straints should be satisfied simultaneously. This will result in additional code
rate loss. The minimum overhead is one user bit per parity bit. Equivalently, 1
CR
channel bits are needed per parity bit, where CR is the capacity of the constrained
code [20]. For the rate 2/3 d = 1 codes studied in this chapter, the minimum
feasible overhead is 1.5 channel bits per parity bit. Therefore, we assume that
each parity bit will require the minimum overhead of 1.5 channel bits. Let there
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3.2.2 A New Single-Bit Parity-Check (PC) Code
PC coding focuses on the dominant error events at the detector output. Figure
3.4 shows that ±{2} and ±{2, 0,−2} are the first two dominant error events.
Clearly, the event ±{2, 0,−2} cannot be detected by the conventional single-
bit even PC code. Therefore, we propose a new single-bit PC code with PC
matrix given by H = [1, 1, 0, 0, 1, 1, 0, 0, · · · , 1]. It is easy to verify that this code
can detect the event ±{2, 0,−2} occurring at any position in the data sequence.
Moreover, it can also detect the events ±{2}, ±{2, 0,−2, 0, 2}, ±{2, 0, 0,−2} and
±{2, 0,−2, 0, 2, 0,−2, 0, 2} listed in Tabe 3.2, at specific positions of the data
sequence. The proposed new single-bit PC code also facilitates the development
of a 2-level hierarchical PC coding scheme.
3.2.3 Hierarchical Scheme for Parity-Check (PC) Coding
To enhance error detection and correction beyond the single-bit PC codes, we
need to use multiple-bit PC codes. In this chapter, we model the multiple-bit
constrained PC codes by assuming a minimum code rate loss of 1.5 channel bits
per parity bit. However, when it is difficult to construct such efficient constrained
PC codes, a hierarchical PC coding scheme may be used [20]. In this section, we
investigate the performance of the hierarchical scheme for PC coding.
We propose a 2-level hierarchical scheme. It arranges the data sequence into
2 data levels, according to the probabilities of the first and second dominant error
events. Each data level is protected by a PC code. Since the probability of the
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first dominant error event is larger than the second dominant error event, the
PC constraint for the first event is imposed on a shorter data segment while the
PC constraint for the second event is imposed on a larger data segment. Such a
2-level hierarchical scheme is shown in Figure 3.5. The overall code rate is given




















where pi and Ni are the number of parity bits and data block length, respectively,
for the ith data level, i = 1, 2. Usually, N2 À p2 and N1N2 À p1p2, and hence
the code rate loss introduced by the parity-check for the second data level is
very small. Therefore, using the hierarchical scheme, more of the dominant error
events can be detected, without incurring much rate loss.
In this work, we choose the proposed new single-bit PC code, denoted by
PC1, to protect the first data level, since it can detect the event ±{2, 0,−2}
which is the first dominant error event at high SNR or high recording density.
The single-bit even PC code, denoted by PC2, is chosen to protect the second
PC1 PC1 PC2





Figure 3.5: A 2-level hierarchical parity-check (PC) coding scheme.
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data level, since it can detect most of the remaining dominant error events, such
as ±{2}, ±{2, 0,−2, 0, 2} and ±{2, 0,−2, 0, 2, 0,−2, 0, 2}. Here, notice that the
±{2, 0,−2, 0, 2, 0,−2} type error events are left out, since it cannot be detected
by any of the two single-bit PC codes. While decoding, we first carry out error
correction with PC1 on each segment of Level 1. Subsequently, we compute
the syndrome of PC2 and carry out error correction on Level 2. Note that the
proposed component codes are single-bit PC codes. Compared with multiple-bit
PC codes, they are easier to be combined effectively with modulation constraints,
since they have less stringent PC constraints (i.e. fewer parity bits). Further,
the 2-level hierarchical scheme could be extended to multi-level schemes.
3.3 Post-Processing Schemes
3.3.1 Analysis of Parity-Check (PC) based Post-Processing
The optimum detection for a PC coded channel may be performed by using
Viterbi based sequence detection on the combined trellis of the channel and PC
code. But, this may be computationally very expensive since the number of trellis
states grows exponentially with the length of channel PR target and the number
of PC bits. In general, for a channel PR target of length Lg and a PC code with p
parity bits, a 2Lg−1+p-state combined trellis is required. For the 7-tap PR target
studied in this chapter, and a 4-bit PC code that can detect all the dominant
error events of the system, the total number of states in the combined trellis is
210 = 1024, while the number of trellis states of the current channel detector is
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only up to 32 [34].
On the other hand, PC based post-processing schemes have been shown to
be simple and efficient soft-decision decoders [23, 27, 15, 86, 20], even for a large
bank of matched-filters. These schemes have been widely accepted by current
magnetic recording systems [34]. Therefore, in this thesis, we focus on this type
of schemes for error detection and correction
In PC based post-processing, the purpose of PC codes is to detect the pres-
ence of errors. The post-processor handles the task of locating the error positions.
The inputs of the post processor are the VD output bits aˆ = [aˆ1, aˆ2, . . . , aˆN ]
T , the
corresponding detector input samples q = [q1, q2, . . . , qN ]
T as well as the parity-
check result (i.e. the syndrome of the received codeword). The post-processor
needs to maximize the probabilities of correct decisions for the transmitted data
sequence a = [a1, a2, · · · , aN ]T based on the above input information. This leads




Pr(a˜ji | q, aˆ, s), (3.16)
where s is the nonzero syndrome obtained from PC. We may write
a˜ji = aˆ+ e
j
i , (3.17)
where a˜ji is the re-estimation of the transmitted data sequence a based on the
detected bits aˆ as well as an assumed error event (or error event combination)
eji of length L
j
e and type j, starting at position i, with i = 1, 2, · · · , N − Lje + 1.
The syndrome s and the d = 1 constraint help to reduce the number of possible
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candidates for eji . This is described in detail in Section 3.3.2. Since the posterior
probabilities Pr(a˜ji | q, aˆ, s) are equivalent to the probabilities of Pr(eji | q, aˆ),
using Bayes’ rule, the MAP criterion for post-processing can be re-expressed as
eˆ = argmax
eji
p(q | eji , aˆ)Pr(eji , aˆ), (3.18)
where p(q | eji , aˆ) is the conditional probability density of the VD input samples
and Pj , Pr(eji , aˆ) is the a priori probability of eji associated with data pattern
aˆ. Therefore, the post-processor according to (3.18) is essentially a MAP based
error event(s) detector. Note that the value of Pr(eji , aˆ) for given j and aˆ is a
constant for all i. The value of Pj can be computed analytically using U(e)Pub(e),
according to Section 3.1.2.

















where eq,k = qk − qˆk, with qˆk =
∑Lg−1
l=0 glaˆk−l and Nt = N +L
j
e+Lg − 2. Here, ηj













− σ2v ln(Pj), (3.20)
where σ2v is the variance of the combined channel noise and residual intersymbol
interference (ISI) at the VD input.
From (3.19), we see that the MAP post-processor can be implemented by
passing the error signal eq,k through a bank of filters which are matched to the
assumed error event(s) and normalizing the filter outputs by subtracting a set
of offsets. The matched-filter for a given error event is the time-reversed ver-
sion of the convolution between the error event and the channel target response
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gk. Furthermore, by dropping the term 2σ
2
v ln(Pj) in (3.20), we can obtain the
maximum-likelihood (ML) based post-processor. In principle, the MAP post-
processor is superior to the ML post-processor, when the a prior probabilities Pj
are significantly different for each dominant error event. However, for the sys-
tems studied in this thesis, no significant performance difference has been found
between the MAP and ML post-processors. Therefore, for the case with AWGN,
we use the above deduced matched-filters based implementation of the ML post-
processor, due to its simplicity. Note that in the case with media noise, this
post-processor is no longer optimum, due to the correlated, data-dependent, and
non-stationary nature of the media noise. In Section 6.3.2, a data dependent
post-processing scheme is developed for channels with media noise.
3.3.2 Multiple-Error-Event Correction Post-Processor
Most of the PC-based post-processor schemes can only correct a single error event
in one PC codeword. That is, the post-processor assumes that only one error event
is present in a detected codeword [23, 27, 15, 49, 20]. Obviously, these schemes
may make mis-correction when multiple error events occur within one codeword.
Therefore, in this part, a multiple-error-event correction post-processing scheme
is developed. Further, compared with the d = 0 constraint used in magnetic
recording systems [72], the optical recording system has the more stringent d = 1
constraint. Therefore, we also make use of this constraint in post-processing to
minimize mis-correction.
Figure 3.6 shows the block diagram of the receiver for parity coded channels


















































Figure 3.6: Block scheme of the receiver for parity-check (PC) coded
channels with matched-filtering type multiple-error-event correction post-
processor.
with matched-filtering type post-processor. When the parity-check detects an
error event, it activates the post-processor and also passes the nonzero syndrome
of the received codeword to the post-processor. The post-processor first calcu-
lates the error signal eq,k, which is then passed to the bank of matched-filters
corresponding to the dominant error events. The outputs of the matched-filters
are normalized by subtracting the offsets ηj. We apply two additional criteria on
these normalized outputs to minimize mis-correction. First, the detected error
event should produce the same nonzero syndrome as the parity-check result. We
call this the syndrome criterion. Second, the corrected version of the detected
bits should not violate the d = 1 constraint. We call this the d = 1 criterion2. In
2We do not include the k constraint examination in post-processing since its impact on
performance is negligible.
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single-error-event correction post-processing, the normalized maximum outputs
of all the filters that satisfy the two criteria are compared and the largest one is
used to determine the error event type and position.
To perform multiple-error-event correction, the straightforward way is to
use a bank of filters that are matched to the dominant error events as well as
their various combinations, since multiple error events occurring within one PC
codeword are mainly combinations of various single dominant error events of the
system. However, this is computationally prohibitive, since even for a limited
number of dominant error events, there may be numerous combinations of these
events, corresponding to all possible starting positions of the events. Hence, we
propose a low-complexity multiple-error-event correction post-processing scheme.
The key idea is to first use matched-filtering to obtain the possible types and
locations of the single-error events, and then to compute the squared Euclidean
distance of each possible error event or error event combination to determine
the most-likely event(s). The proposed post-processing scheme is summarized as
follows.
(1) In the post-processor, we use a bank of filters that are matched to the in-
dividual dominant error events of the system. For each matched-filter, the output
samples are sorted in descending order of magnitude. Several large samples that
satisfy the d = 1 constraint are selected to indicate the candidate error events.
(2) From the candidate error events obtained in Step (1), we select single
error events as well as various combinations of multiple error events that produce
the same nonzero syndrome as the parity-check result. Furthermore, each pair of
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error events should be separated by an interval that is larger than the error-free
interval, which is associated with the effective length of the channel memory Ld.
Several sets of candidate error events can be obtained, e.g. Set 1 contains the








i,k−l, the squared Eu-
clidean distance between the detector input samples and their reconstructed ver-
sions based on each error event or error event combination in the candidate event
sets. The error event(s) with the minimum distance is(are) determined as the
most likely event(s). Since the number of candidate error events obtained from
Step (2) is limited after the first-round screening performed via the matched-filters
in Step (1), the complexity for correcting multiple error events is limited.
The computational complexity of the proposed post-processing scheme can
be adjusted according to desired performance/complexity trade-off. In this work,
we find that the double-error-event correction post-processor provides sufficiently
good performance for the system under study.
3.4 Study of Boundary Error Events
The impact of error events that are split across the boundary of two codewords
is an issue that is of much concern for error correction and in particular, for the
post-processor. In this section, we investigate this issue and propose a remedy.
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3.4.1 Boundary Error Event Analysis







Following Section 3.1.2, we know that U(e)Pub(e) approximates the probability
of occurrence of error event e. Therefore, each individual term in the summation
in (3.21) (i.e. Le−1
N
U(e)Pub(e)) denotes the probability that the event e happens
in the boundary region of a data block of length N .
The incremental contribution of the boundary error events to the BER, com-








Using the case of N = 100 and Ωc = 0.33 as an example, we verify the above
analysis via computer simulations. The results (Curves 1 and 2 of Figure 3.7)
show that the theoretical calculations match the simulations very well. Using
(3.22), the BER increase (Pb ber) due to the boundary error events can be cal-
culated as a function of data block length. The numerical results are shown by
Curves 2 to 5 of Figure 3.7. Here, to avoid the influence of code rate loss, we
do the calculations/simulations based on channel SNR and channel bit rate nor-
malized cut-off frequency. Observe that as the block length decreases, the BER
increase becomes larger, as we might intuitively expect. Similar observations are
also obtained with Ωc = 0.25.
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1  N=100 (Simulation)
2  N=100 (Theory)
3  N=50 (Theory)
4  N=30 (Theory)
5  N=15 (Theory)
Figure 3.7: BER increase due to boundary error events for different block
lengths (theoretical).
3.4.2 A Novel Remedy Scheme
To minimize the impact of boundary error events on the overall BER, we have
developed a remedy scheme. We divide each boundary error event into 2 parts
(see Figure 3.8): the leading part that lies at the end of the current data block, and
the trailing part that lies in the beginning of the next data block. For example, if
the error event length is 5, the leading part and the trailing part may last 4 bits
at most.
We note that the error patterns obtained by splitting the dominant error
events in Table 3.2 are still in the list of error events given in this table. As
described in Section 3.2.1, by adding 3 or more parity bits, all these error events
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codeword 1 codeword 2
leading part trailing part
1aˆ 2aˆ 3aˆ 4aˆ  100aˆ99aˆ98aˆ97aˆ 1aˆ 2aˆ 3aˆ 4aˆ  100aˆ99aˆ98aˆ97aˆ
 
Figure 3.8: Analysis of boundary error events.
can be detected. Therefore, the PC for each data block is still carried out from
time index 1 to N , for each data block. Thus, the leading and trailing parts of
the boundary error event are detected by the PC codes of the two consecutive
data blocks separately.
For error correction, we realized that if we simply treat the leading part and
the trailing part as two separate error events, the erroneous bits in the trailing
part may affect the correction of the leading part, and vice versa. Therefore, in
the proposed remedy scheme, we correct the leading part and the trailing part
separately. However, during error correction, we extend the current data block
by a few bits (e.g. 4 bits). This helps to obtain the normalized outputs of
matched-filters corresponding to the boundary error event, and to locate its type
and position. Moreover, whenever we find that the detected error event extends
across the block boundary, the d = 1 criterion in the post-processor needs to
be checked through the extended data block, while the syndrome criterion is
checked within the original data block. Based on this, the erroneous bits in the
leading part are corrected. For the trailing part of the boundary event, since the
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leading part has already been corrected, we treat it as a separate error event and
implement error correction in the next data block.
3.5 BER Performance and Discussion
In this section, we first discuss the choice of the codeword length of PC codes.
We then present comparison of theoretical and simulated BER bounds to corrob-
orate the BER analysis in Section 3.1.2, for the case with PC codes. Thereafter,
BER performance evaluations of various PC codes with post-processing will be
presented.
3.5.1 Choice of Codeword Length
For a given PC code, the choice of codeword length is a compromise between rate
loss and error correction capability. This can be seen as follows.
1. As described in Section 3.3.2, the post-processor assumes that only one
or a few dominant error events are present in a codeword. Obviously, the
shorter the codeword length N is, the more likely it is that this requirement
is satisfied. In addition, short data blocks decrease the probability of error
in locating the error event as well as the probability that multiple error
events produce a zero syndrome.
2. On the other hand, according to (3.14), decreasing the codeword length will
increase the code rate loss. The resulting increase in noise bandwidth and
channel density lead to reduced SNR and poor performance.
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The effect of code rate loss stated in Item 2 can be clearly seen from Figure 3.9,
which shows the BER performance at VD output as a function of the codeword
length per parity bit (i.e. N
p
in (3.14)). For each user SNR, the flat trace shows
the BER without PC codes, and the curved trace corresponds to the BER for
PC codes with different codeword lengths. Note that these curved traces, being
the BER at VD output, do not show the performance gain from PC based post-
processing. In other words, what this figure shows is the rate loss as a function
of the codeword length. All these curves are computed theoretically according
to (3.6). Figure 3.9 shows that the performance loss resulting from rate loss due
to the use of PC codes decreases with increase in codeword length. When the
codeword length per parity bit is 200, the loss becomes really small. Hence, we
conclude that there is no advantage in choosing the codeword lengths (per parity
bit) exceeding 200, since this will only increase the probability of multiple error
events to occur within one codeword.
To study the effect of codeword lengthN on the overall performance, we show
in Figure 3.10 the BER performance at the post-processor output, as a function of
codeword length (per parity bit), which is obtained using simulations. The BER
performances without PC codes are calculated theoretically. We use the PC code
with g(x) = 1 + x+ x4 as an example. Ideally, for a given density, the optimum
codeword length should be a function of SNR. At low SNR, the codeword length
should be shorter to ensure that only one or a few error events are present in
a codeword. At high SNR, the codeword length can be larger. However, from
Figure 3.10, we find that for each SNR, the minimum BER is obtained over a
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Figure 3.9: BER performance (theoretical) at Viterbi output, taking into
account the code rate loss for different codeword lengths per parity bit.
The ‘user SNR’ for each plot is shown in the brackets. (a) Ωu = 0.5; (b)
Ωu = 0.375.
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Figure 3.10: BER performance at the post-processor output, as a function of
codeword length per parity bit. The PC code corresponds to g(x) = 1+x+x4.
The ‘user SNR’ for each plot is shown in the brackets. (a) Ωu = 0.5; (b)
Ωu = 0.375.
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certain range of codeword lengths. These ranges of codeword lengths for different
SNRs have an overlapping region, which is approximately 100 to 200 bits per
parity bit. This also agrees with the theoretical analysis illustrated in Figure 3.9.
Therefore, at a given density, instead of varying the codeword length for each
SNR, we can simply take a fixed codeword length from the overlapping region.
Similar observations were obtained for other PC codes also.
Since a shorter codeword length will simplify the complexity of the post-
processor, we choose to use a codeword length of N ′ = 100 bits per parity bit.
The corresponding code rate loss is 1.5%. Along the same lines, suitable codeword
lengths for the proposed 2-level hierarchical scheme have also been found, which
are N1 = 100 bits for the first data level, and N2 = 200 bits for the second data
level.
3.5.2 Comparison of Theoretical BER Bounds with Sim-
ulations, with Parity-Check (PC) Codes
To validate the bound of (3.8), we choose three PC codes as examples. They
correspond to g(x) = 1+x, g(x) = 1+x+x2, and g(x) = 1+x+x3, respectively.
As described in the previous section, their codeword lengths are chosen to be 100,
200, and 300, respectively. The comparison between theoretical and simulated
BER bounds for these codes is illustrated in Figure 3.11, with the corresponding
code rate loss taken into consideration. The optical cut-off frequency, normalized
by user bit rate, is Ωu = 0.5. The simulation bounds are obtained by removing
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Figure 3.11: Comparison of BER bounds obtained from theory and simula-
tions, with parity-check (PC) codes, Ωu = 0.5.
the dominant error events that have nonzero syndromes with respect to the cor-
responding PC codes. Observe that the theoretically calculated bounds match
the simulation results very well. Further, Figure 3.11 clearly shows that adding
more parity bits enables detection and correction of more types of error events,
and therefore, improves the performance. Similar observations are also obtained
with Ωu = 0.375.
3.5.3 Simulation Results
In this section, we present the BER performance with various PC codes and
post-processing, obtained using simulations. The constrained code used in the
simulations is the rate 2/3 (1,7) code. The syndrome of the PC code is obtained
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in a “data aided” mode, and the corresponding code rate loss has been taken into
account. The channel noise is assumed to be AWGN. The resulting performances
are summarized in Figures 3.12 (a) and (b), for nominal density (with Ωu = 0.5)
and high density (with Ωu = 0.375), respectively.
In Figure 3.12, Curves 2 to 6 illustrate the performance of five typical PC
codes. The BER performance of the system without PC codes is plotted in Curve
1 as a reference. The PC codes with g(x) = 1 + x + x3, g(x) = 1 + x + x4 and
g(x) = 1 + x7 can detect all the dominant error events listed in Table 3.2. The
corresponding analytical bound for these three codes, obtained from (3.8), is
illustrated by Curve 7. In the post-processor, according to the dominant error
events that can be detected by the above PC codes (see Table 3.2), two filters
matched to the events ±{2} and ±{2, 0,−2, 0, 2} are used for the conventional
single-bit even PC code, three filters matched to the events ±{2}, ±{2, 0,−2}
and ±{2, 0,−2, 0, 2, 0,−2} are used for the dual-bit PC code, four filters matched
to the events ±{2}, ±{2, 0,−2}, ±{2, 0,−2, 0, 2} and ±{2, 0, 0,−2} are used for
the new single-bit PC code and the 2-level hierarchial scheme, and five filters
matched to the events ±{2}, ±{2, 0,−2}, ±{2, 0,−2, 0, 2}, ±{2, 0,−2, 0, 2, 0,−2}
and ±{2, 0, 0,−2} are used for PC codes with 3 or more parity bits.
From Figure 3.12(a), we observe that compared with the performance of
the system without PC code, the conventional single-bit even PC code provides
almost no performance gain, since it cannot detect the dominant error event
±{2, 0,−2}. The proposed new single-bit code and the 2-level hierarchical scheme
provide about 0.4 dB and 0.8 dB gain in performance, respectively, at BER =
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Figure 3.12: BER performance of various parity-check (PC) codes in con-
junction with rate 2/3 code. (a) Ωu = 0.5; (b) Ωu = 0.375.
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10−5.5. The performance of the 2-level hierarchical scheme is superior to that of its
two components codes, and is similar to that of the PC code with g(x) = 1+x+x2.
The reason is that the two codes have similar error detection capabilities as well
as similar code rate loss3. The PC codes with g(x) = 1+x+x4 and g(x) = 1+x7
achieve similar and much larger performance gains, since they can also detect
all the dominant error events listed in Table 3.2. The performance is 1.4 dB
better than the rate 2/3 code without PC, and is 0.3 dB behind the performance
bound. In addition, all the performances with PC codes are obtained using the
proposed remedy scheme of Section 3.4.2. It brings around 0.2 dB gain over the
performances without remedy, which are not shown here for the sake of brevity.
At Ωu = 0.375, observe that compared with the results at nominal density,
the performance gains are modest for most of the codes. On the other hand,
the performance gaps of these codes from the corresponding bound are also re-
duced. In Figure 3.12(b), the PC code with g(x) = 1 + x + x4 achieves the best
performance of 0.7 dB gain compared to that without PC code. It lags behind
the bound by around 0.2 dB. The rather modest performance gains observed
at high density are due to the specific error event distribution at high density.
From Figure 3.4, we observe that there are more non-dominant error events at
Ωu = 0.375 than at Ωu = 0.5. Therefore, the performance bounds at Ωu = 0.375
are closer to the performance without parity-check codes. These non-dominant
error events are long error events with small probabilities and are mostly caused
3We do not show the performances of PC codes with g(x) = 1+x+x2 and g(x) = 1+x+x3,
since they are found to be very close to that of the 2-level hierarchical scheme and the PC code
with g(x) = 1 + x+ x4, respectively.
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by consecutive minimum distance transitions (i.e. ±{1, 1,−1,−1, · · ·}). To de-
tect them, more parity bits are needed. They are also difficult to correct, since
mis-correction of these long events will introduce many more errors. Using appro-
priate coding techniques (e.g. repeated minimum transition runlength (RMTR)
codes) may eliminate the underlying data patterns that support these events and
improve the performance of PC codes and post-processing. This is beyond the
scope of the thesis.
3.6 Conclusion
In this chapter, we have analyzed bit error rates and error event probabilities of
d = 1 optical recording channels with Viterbi detection, and derived the analyt-
ical bounds on bit error rates, achievable by various PC codes. We proposed an
analytical approach to compute the probability of d = 1 sequences that support
the error events at the VD output. Computer simulations demonstrate that the
derived bounds are tight over a broad range of SNRs. The bounds are useful to
predict the BER performance of the system, thus saving time-consuming simula-
tions. They further provide helpful guidelines for the development of PC codes
and post-processing schemes.
We have investigated various PC codes, including single-bit PC codes and
multiple-bit PC codes. Furthermore, a new single-bit PC code and a 2-level hi-
erarchical PC coding scheme have also been proposed. Our study showed that
the multi-level hierarchical scheme can be used when efficient multiple-bit PC
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codes are not available. For error correction, we started with the MAP decision
rule and derived a matched-filters based implementation. We further developed
a multiple-error-event correction post-processor. We investigated the impact of
error events that are split across codeword boundaries, and developed a novel
remedy scheme to minimize the mis-correction of such events. Furthermore, we
explored the choice of codeword length for a given PC code. The optimum code-
word length is around 100 bits per parity bit, for the system under study.
Computer simulations have been carried out to evaluate the overall perfor-
mance of various PC codes and post-processing schemes, with the corresponding
code rate loss taken into consideration. Simulation results showed that the PC
code that can detect all the dominant error events of the system, i.e. the 4-bit
code with g(x) = 1 + x + x4, achieves the best performance. The corresponding
performances are very close to the performance bounds, at both nominal and high
densities. There is no gain with further increase in the number of parity bits.
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Chapter 4
Capacity-Approaching d = 1
Codes
Constrained codes serve as a key component in the read-write channel of data
storage systems. In Chapter 3, for the sake of simplicity, we have used the
rate 2/3 (1,7) code to investigate basic issues associated with parity-check (PC)
coded channels. The rate is equal to that of the standard d = 1 codes used in
the blu-ray disc (BD) and the high-definition digital versatile disc (HD-DVD)
[70, 48]. However, the efficiency of these codes is only 96.034% with respect to
the theoretical maximal rate of d = 1 codes [38], revealing that there is potential
for increasing the code rate further. In this chapter, we focus on the design of
certain d = 1 codes, whose rates are higher than 2/3 and approach the theoretical
maximum to within a few tenths of a percent. We use these codes to study PC-
code-based reception schemes in the following chapters of the thesis.
The original contributions in this chapter are as follows.
• We derive analytically the relationship between the number of encoder
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states and the probable size of certain high efficiency d = 1 codes.
• By associating the number of encoder states with (generalized) Fibonacci
numbers [99, 36], the minimum number of encoder states is obtained, which
maximizes the rate of the designed code, irrespective of the codeword length.
• Our analysis provides direct guidelines for the design of high efficiency codes
with d = 1 constraint, as well as other constraints that may be desired for
future systems.
An introduction to constrained codes for blue laser disc systems, the pre-
vailing code design techniques, as well as the motivation of this chapter’s work
are given in Section 4.1. Section 4.2 presents the techniques to design efficient
d = 1 codes. In Section 4.3, the definition of Fibonacci and generalized Fibonacci
numbers, which is used to search for the minimum number of encoder states is
given. The analysis on the relationship between the number of encoder states
and the probable size of the code is then presented. Thereafter, the minimum
number of encoder states is determined. Finally, concluding remarks are given in
Section 4.4.
4.1 Introduction
4.1.1 Constrained Codes for Blue Laser Disc Systems
As we mentioned in Chapter 1, the objectives for the use of constrained codes
are reduced intersymbol interference (ISI), reduced nonlinear distortions, higher
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recording density, satisfactory timing recovery, better resistance to low-frequency
distortions, and improved detection signal-to-noise ratio (SNR). The ability of
constraints to support these objectives depends strongly on the specific charac-
teristics of the recording channel and the receiver under consideration. To achieve
the best data recovery performance, it is important to select constraints that are
suitable for the system under consideration and to design the constrained encoder
and decoder accordingly.
As described in Chapter 1, in read-only optical recording systems, the use
of d = 2 codes helps to considerably reduce the the impact of domain bloom on
the replay signal, by making the minimum mark length equal to 3 bits on the
disc. In rewritable blue laser disc systems (i.e. rewritable BD and HD-DVD),
constrained codes with d = 1 constraint1 have been adopted due to the following
reasons. In phase-change rewritable systems, the user data is recorded in terms of
crystalline and amorphous marks. When overwriting the old data, differences in
optical absorption and thermal properties between the crystalline and amorphous
marks due to the old data cause distortions in the newly written data, leading
to variations in the effective mark positions. This phenomenon is referred to as
overwriting jitter [70, 17], and has been found to be severe at high data rates.
For the same user bit length, the length of the channel bit with d = 1 codes
is larger than that with d = 2 codes, since the latter has a lower code rate.
Experimental studies show that the increase in channel bit length provides larger
1In addition to the d = 1 constraint, an appropriate k constraint as well as a dc-free con-
straint are imposed in the blue laser disc systems. For simplicity, they are ignored in this
chapter.
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timing tolerance against overwriting jitter [70, 17]. In addition, the higher code
rates of d = 1 codes help to decrease the noise bandwidth and channel density
to achieve a better channel SNR (as shown in Chapter 2). Therefore, in this
thesis, we focus on developing PC-code-based advanced reception techniques for
d = 1 optical recording channels. In other words, we aim at stretching the limits
with d = 1 codes. We remark here that due to the drive for high code rates, in
the future, d = 0 codes may be considered as a possibility. The algorithms we
develop for d = 1 codes can be easily generalized to d = 0 codes.
For given code constraint(s), the achievable maximum code rate was derived
by Shannon and is called the Shannon Capacity [88]. For example, the capacity
of (1,7) codes is 0.6793 [38]. The efficiency of a code, referred to as code efficiency,
is defined as the ratio of the code rate to the Shannon Capacity. Constrained
codes whose rates are very close to the capacity (e.g. with efficiencies higher than
99%) are called capacity-approaching codes.
In Chapter 3, we focused on the rate 2/3 (1,7) code, whose rate equals that
of the constrained codes used in BD and HD-DVD [70, 48]. The efficiency of
the code is (2/3)/0.6793 = 98.1%, revealing that the maximum achievable gain
in code rate is 1.9%. Furthermore, significant improvements in timing recovery
techniques in recent years enable us to use codes with a larger k constraint. The
efficiency of the rate 2/3 codes is (2/3)/0.6942 = 96.034% with respect to the
capacity of (1,∞) constraint, showing that there is a maximum of 3.97% gain
in coding efficiency that can be explored. Since increase in code rate will bring
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Figure 4.1: Finite-state encoder.
certain d = 1 codes, whose rates are higher than 2/3 and approach the Shannon
Capacity.
4.1.2 Constrained Code Design Techniques
While designing a code with given constraints, the following features are desired:
code rate close to the capacity of the constrained system; simple implementation,
and nil or minimum error propagation during decoding [38, 59]. There are, in
general, no explicit rules for the design of constrained codes. An encoder may be
state-dependent or state-independent. In the state-dependent case, the codewords
that map to a given user word are functions of the encoder states, while in the
state-independent case, this mapping is independent of the encoder states. State-
dependent encoders can be represented by a finite-state machine (FSM), which
is illustrated in Figure 4.1. In the figure, m and n are the number of bits of the
user words and codewords, respectively.
Block encoders [77, 41] are structurally the simplest type of encoders and
have played an important role in digital storage systems. They can be considered
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as state-dependent codes with only one state. Since block encoders do not permit
reuse of codewords (i.e. mapping the same codeword to more than one user word
to achieve high coding efficiency), they are less efficient than state-dependent
codes with multiple states.
The decoders of constrained codes are preferred to be state-independent.
This is because detection errors caused by the channel detector may make a state-
dependent decoder lose track of the encoder state. This causes error propagation
during subsequent decoding. The main drawback of state-independent codes lies
in the fact that attempts to increase the coding efficiency result in significantly
increased codeword lengths and encoder/decoder complexity. Codes that can
be decoded with sliding-block decoders [58, 4] have been found to be have high
efficiencies, simple hardware, and limited error propagation. As shown in Figure
4.2, sliding-block decoders need v preceding codewords and u following codewords
to decode the current codeword. Therefore, error propagation is limited to the
decoder window of v + u + 1 data blocks. Therefore, in general, the problem of
constrained code design is to construct efficient finite-state encoders with sliding-
block decoders of affordable complexity [37, 59].
Various techniques have been proposed to construct efficient finite-state con-
strained codes. Among these, the ‘Adler-Coppersmith-Hassner’ (ACH) algo-
rithm, also known as state-splitting algorithm [2, 58], provides a systematic way
for designing finite-state codes that are sliding-block-decodable. Starting with
a finite directed graph (referred to as labeled graph) to represent the given con-







Figure 4.2: Sliding-block encoder, with v = 2 and u = 1.
equation [58] to guide the state-splitting during the encoder design. This algo-
rithm gives a constructive proof of the finite-state coding theorem [58] and yields
many codes of practical interest [48, 40, 100]. However, there are still many un-
certainties in the algorithm, for example, the choice of approximate eigenvector,
the state splitting and merging processes, the assignment of codewords to the
encoder states to yield optimal encoder/decoder. Considerable potential exists
for further research in this direction, or for the development of other code design
approaches.
In [42], Immink et al. introduced a new family of efficient finite-state con-
strained codes with d = 1 or d = 2 constraints, with rates very close to the Shan-
non capacity. Unlike the state-splitting method starting with the labeled graph,
they [42] propose a simple and efficient finite-state encoding method, which di-
rectly specifies the encoding/decoding principles for d = 1 and d = 2 codes. The
rates of the designed codes are only a few tenths of a percent below the capacity.
In this chapter, we focus on the investigation of the optimum number of encoder
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states for this type of capacity-approaching codes.
4.1.3 Motivation for the Current Work
For the design of finite-state constrained codes, the number of encoder states is
a key consideration since it directly affects the coding efficiency as well as the
encoding/decoding complexity. For finite-state constrained codes, there is not
yet a definite solution on how to determine the minimum number of encoder
states to maximize the code rate. The approximate eigenvector equation guides
a variety of code constructions, such as the state-splitting method. The sum of
the components of the approximate eigenvector gives a loose upper bound on the
number of encoder states, depending on the code constraints and designed rate
[58, 60].
In [42], an efficient FSM is proposed to design capacity-approaching codes
with d = 1 constraint. Starting with this FSM, a relationship between the prob-
able size of the code and the number of encoder states can be derived. This
guides the code design. To obtain the optimum number of encoder states for the
designed codes, a brute-force computer exhaustive search approach has been used
in [42]. Thus, for each desired codeword length, the optimum number of encoder
states is searched separately. Such an approach is time consuming. Furthermore,
the obtained number of encoder states may not always be optimum. In this chap-
ter, we derive this relationship by using an analytical approach. We also obtain
the minimum number of encoder states, which maximizes the probable size of
the designed code, for any desired codeword length. These encoder states help to
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assign codewords to various encoder states to maximize the code rate. Therefore,
our analysis provides direct guidelines for choosing the number of encoder states
(or equivalently, for splitting the states of the encoder) for high efficiency codes
with d = 1 constraint, as well as for other constraints that may be desired for
future recording systems, such as the PC constraint and the repeated minimum
transition runlength (RMTR) constraint. The results of this chapter will be used
in Chapter 5 to design efficient combined constrained PC codes.
4.2 Design of Capacity-Approaching d = 1 Codes
The operation of the finite-state encoder of these capacity-approaching d = 1
codes can be represented by a FSM, which is defined by the input set, the output
set, the state set, and two logical functions: the output function and the next-
state function. The principles of encoding/decoding can be described as follows.
The input set B consists of m-bit user words, with size |B| = 2m. The tth
user word in an input sequence is denoted by bt, where t is an integer, denoting
time. The output set X consists of n-bit codewords. The set of codewords, X, is
divided into four subsets X00, X01, X10 and X11 such that the codewords in X00
start and end with a ‘0’, codewords in X01 start with a ‘0’ and end with a ‘1’,
etc. The tth codeword in an output sequence is denoted by xt.
The state set Σ consists of a total of |Σ| = r encoder states. It is divided into
two state subsets of a first and second type, denoted by Σ1 and Σ2, respectively.
The encoder has |Σ1| = r1 states of the first type and |Σ2| = r2 = r − r1 states
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of the second type. All codewords in the state subset Σ1 must start with a ‘0’,
while codewords in the state subset Σ2 can start with either a ‘0’ or a ‘1’. Here,
the state at the time bt is encoded is denoted by st.
The output function h has domain Σ × B and range X. It specifies the
following mapping
xt = h(st, bt). (4.1)
The output function h can be defined by a simple look-up table, based on the
input user word bt and the encoder state st provided by the previous codeword.
According to the definitions of the state subsets Σ1 and Σ2, we have
xt ∈

{X100 ∪X101} if st ∈ Σ1,
{X10 ∪X11 ∪X200 ∪X201} if st ∈ Σ2,
(4.2)
where the sets Xcab are such that {X100 ∪ X101} and {X200 ∪ X201} denote the sets
of codewords starting with a ‘0’ that are assigned to the first and second state
subsets, respectively, and {X200∪X201} = {X00∪X01}\{X100∪X101}. As will become
apparent in the following paragraphs, the same codeword cannot be assigned to
different states.
The next-state function f has domain Σ × B and range Σ, and it specifies
the state of the encoder after transmitting the current codeword. Thus,
st+1 = f(st, bt). (4.3)
To facilitate reuse of codewords, i.e. mapping the same codeword to more than
one user word to achieve a high coding efficiency, each codeword may enter more
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than one encoder state. In particular, codewords that end with a ‘0’, i.e. code-
words in subsets X00 and X10, may enter any of the r encoder states. Codewords
that end with a ‘1’ may enter the r1 states of the first state set only. This prohibits
a codeword ending with ‘1’ from entering states of the second type. Hence,
st+1 ∈

Σ if xt ∈ {X00 ∪X10},
Σ1 if xt ∈ {X01 ∪X11}.
(4.4)
Due to the reuse of codewords in encoding, to ensure unique decodability,
the set of codewords that belongs to a given state must be disjoint. This at-
tribute implies that any codeword can be unambiguously related to the state
from which it emerged. During decoding, by observing both the current and the
next codewords, the decoder can uniquely decide which user word was actually
transmitted. Thus, the output function h is chosen such that
bt = h
−1(xt, st+1) = h−1(xt, xt+1). (4.5)
Obviously, the corresponding decoders are sliding-block decoders with zero mem-
ory and one codeword look-ahead.
4.3 Optimum Number of Encoder States
4.3.1 Fibonacci and Generalized Fibonacci Numbers
Fibonacci numbers [99] play an important role in the study of constrained se-
quences. They satisfy the following recurrence relation:
F (q) ≡ F (q − 1) + F (q − 2), q ≥ 2, F (0) = 0, F (1) = 1. (4.6)
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The first few Fibonacci numbers are 0, 1, 1, 2, 3, 5, 8, 13, 21, . . .. It has been found
that the number of distinct d = 1 sequences as a function of the sequence length,
denoted by {N1(q)}, is a Fibonacci sequence (FS) satisfying N1(q) = F (q + 2)
for q ≥ 0 [38]. There are various types of generalized Fibonacci numbers. Here,
we illustrate one type of numbers proposed by Horadam [36], which is related to
the FSM studied here. It is defined by
G(q) ≡ G(q − 1) +G(q − 2), q ≥ 2. (4.7)
Obviously, sequences defined by (4.7) are a generalization of the FS defined by
(4.6), with arbitrary seeds G(0) and G(1). For instance, with G(0) = 2 and
G(1) = 1, the numbers generated are called Lucas numbers, which are denoted
by L(q). Note that the FS can be considered as a special case of the above defined
generalized Fibonacci sequence (GFS).
4.3.2 Relationship Between Encoder States and Code Size
To determine the minimum number of encoder states for the designed codes, we
start with specific conditions for the code construction, which are derived from
the FSM described in Section 4.2. The conditions are given by
r | X00 | + r1 | X01 |≥ r1M, (4.8)
r (| X00 | + | X10 |) + r1 (| X01 | + | X11 |) ≥ rM, (4.9)
where M is referred to as the probable size of the code, which is essentially the
maximum number of user words that the encoder may accommodate, associated
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with a given number of encoder states. The above inequalities specify that for
a fixed-length code with probable size M , the number of codewords leaving a
state set, counting multiplicity, should be at least M times the number of states
within the state set. Therefore, they are equivalent to the approximate eigenvector
equation, and are necessary conditions for code construction. Thus, for a desired
code rate and number of encoder states, if (4.8) or (4.9) fail, a code cannot be
constructed. If (4.8) and (4.9) both hold, we can proceed to allocate the valid
codewords to various encoder states. To do this, as described in Section 4.2, the
valid codewords (counting multiplicity) should be assigned to the encoder states
such that there is no overlapping of codewords between different states. The code
construction will fail if such an allocation of codewords is not possible. In such
cases, the actual number of user words that the encoder can accommodate will
be smaller than M .
To facilitate successful allocation of codewords and achieve high coding effi-
ciency, a large value of M , associated with a small number of encoder states, is
highly desirable. This is due to the following reason. In general, the larger the
value ofM and/or the smaller the associated number of encoder states are/is, the
more easy it will be to successfully allocate the codewords without incurring the
overlap of codewords between different encoder states, and vice versa. In addition,
a large value of M may also help to impose other modulation constraints, such
as a k constraint, dc-free constraint, maximum transition run (MTR) constraint
[69, 72, 102] and PC constraint [12, 103]. Therefore, in the following sections, we
focus on searching the minimum number of encoder states, which maximize the
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value of M , for any given codeword length.
Note that in (4.8) and (4.9), the choice of the number of encoder states r
and r1 determines the value of M , for a given codeword length n. Therefore,
in this section, we explore all possible choices for r and r1, and derive common
properties for these choices.
Proposition 1: For given positive integers r, r1 and r2 = r − r1, there al-
ways exist a unique GFS {G(l)} and a unique integer q ≥ 2 with the following
properties:
1) G(q) = r, G(q − 1) = r1, and G(q − 2) = r2;
2) G(0) ≥ G(1) > 0.
Proof: Due to the two-term recurrence nature of the GFS (see (4.7)), for
any given r and r1, we can always define G(q) = r and G(q−1) = r1, and thereby
generate a GFS based on these two numbers.
To expose the effect of various choices of r and r1 onM , a judicious selection
of indices for the corresponding GFS is crucial. Since r, r1 and r2 are all posi-
tive integers, without loss of any generality, we define G(0) > 0, G(1) > 0 and
G(−1) ≤ 0 for all the associated GFSs. Thus, we have G(0) ≥ G(1) > 0. In each
of these GFSs, with q ≥ 2, any consecutive three numbers [r2 = G(q − 2), r1 =
G(q−1), r = G(q)] represent a possible encoder state combination. ¤
Remarks:
• In Proposition 1, we consider r1 and r2 as positive integers, and the obtained
codes are sliding block codes. In principle, we could also set r1 or r2 to zero.
In such cases, the encoder has only one type of state, and the resulting codes
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are block codes. With r1 = 0, conditions (4.8) and (4.9) reduce to
| X00 | + | X10 | ≥M. (4.10)
The associated codewords are free to start with either ‘0’ or ‘1’, but must
end with a ‘0’. Similarly, with r2 = 0, we obtain the condition
| X00 | + | X01 | ≥M. (4.11)
The corresponding codewords start with a ‘0’, and end with either ‘0’ or
‘1’. Obviously, the efficiency this type of codes will be lower than that of
the sliding block codes obtained with r1 > 0 and r2 > 0, since we do not
reuse codewords during the code construction. The disadvantage of setting
r1 = 0 or r2 = 0 on M will be further shown in the next section.
We use {Gi(q)} to denote the ith sequence in the set of all GFSs, G, defined
by Proposition 1, with i = 1, 2, . . . , K and K = |G|. Note that K is finite, since
the number of encoder states cannot be infinite. Note also that, hereafter, the
GFSs under consideration are all within the sequence set G. The basic GFSs,
with Gi(2) ≤ 10 and 0 ≤ q ≤ 11, are shown in Table 4.1. Here, sequences
that are integer multiples of the basic GFSs shown in Table 4.1 are not included
since, as proved by Corollary 1 of the next section, they produce the same M as
the corresponding basic GFSs. Note that the first sequence {G1(q)} corresponds
to the shifted Fibonacci numbers {F ′(q)}, with F ′(q) = F (q + 1). The second
sequence {G2(q)} corresponds to the Lucas numbers {L(q)}.
Lemma 1: For the GFS {Gi(q)} associated with any given r and r1 as defined
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Table 4.1: Basic sequences from the set of generalized Fibonacci sequences
(GFS) {Gi(q)}, for Gi(2) ≤ 10 and 0 ≤ q ≤ 11.
{G1(q)} 1 1 2 3 5 8 13 21 34 55 89 144
{G2(q)} 2 1 3 4 7 11 18 29 47 76 123 199
{G3(q)} 3 1 4 5 9 14 23 37 60 97 157 254
{G4(q)} 4 1 5 6 11 17 28 45 73 118 191 309
{G5(q)} 5 1 6 7 13 20 33 53 86 139 225 364
{G6(q)} 6 1 7 8 15 23 38 61 99 160 259 419
{G7(q)} 7 1 8 9 17 26 43 69 112 181 293 474
{G8(q)} 8 1 9 10 19 29 48 77 125 202 327 529
{G9(q)} 9 1 10 11 21 32 53 85 138 223 361 584
{G10(q)} 3 2 5 7 12 19 31 50 81 131 212 343
{G11(q)} 5 2 7 9 16 25 41 66 107 173 280 453
{G12(q)} 7 2 9 11 20 31 51 82 133 215 348 563
{G13(q)} 4 3 7 10 17 27 44 71 115 186 301 487
{G14(q)} 5 3 8 11 19 30 49 79 128 207 335 542
{G15(q)} 7 3 10 13 23 36 59 95 154 249 403 652
{G16(q)} 5 4 9 13 22 35 57 92 149 241 390 631
          q
i 0 1 2 3 4 5 6 7 8 9 10 11{G (q)}
 
by Proposition 1, there exist Gi(2) and Gi(1) such that Gi(2) ≥ 2Gi(1) > 0 for
i = 1, 2, . . . , K.
Proof: According to Proposition 1, Gi(0) ≥ Gi(1) > 0, for any i =
1, 2, . . . , K. Further, Gi(2) = Gi(0) + Gi(1). Therefore, we obtain Gi(2) ≥
2Gi(1) > 0. ¤
Theorem 1: For given numbers of encoder states r and r1, and the associated











, if q is odd.
(4.12)
Proof: It can be easily shown [38] that
| X00 | = N1(n− 2), (4.13)
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| X01 | = | X10 | = N1(n− 3), (4.14)
| X11 | = N1(n− 4). (4.15)
Further, with Gi(q) = r and Gi(q − 1) = r1, we can rewrite (4.8) and (4.9) as
Gi(q)N1(n− 2) + Gi(q − 1)N1(n− 3) ≥ Gi(q − 1)M, (4.16)
Gi(q)N1(n− 1) + Gi(q − 1)N1(n− 2) ≥ Gi(q)M. (4.17)
By induction, it can be shown that [98]
Gi(q)N1(n− 1) + Gi(q − 1)N1(n− 2) = Gi(n+ q). (4.18)
Combining (4.16), (4.17) and (4.18), we get
M = min
(⌊














for any given q ≥ 2 and n ≥ 1,
we define
ζq ≡ Gi(n+ q − 1)Gi(q)−Gi(n+ q)Gi(q − 1)
= Gi(q − 2)Gi(n+ q − 3) + (Gi(q)− 2Gi(q − 1))Gi(n+ q − 2). (4.20)
When q = 2, we have
ζ2 = G
i(n+ 1)Gi(2)−Gi(n+ 2)Gi(1)
= Gi(0)Gi(n− 1) + (Gi(2)− 2Gi(1))Gi(n). (4.21)
From Lemma 1, we get Gi(2) ≥ 2Gi(1) for the GFS associated with any given r
and r1. Further, G
i(n− 1) > 0 and Gi(n) > 0, for n ≥ 1. Therefore, we obtain
ζ2 > 0, for n ≥ 1. (4.22)
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Furthermore, since
ζq+1 = G
i(n+ q)Gi(q + 1)−Gi(n+ q + 1)Gi(q)
= − (Gi(n+ q − 1)Gi(q)−Gi(n+ q)Gi(q − 1)) , (4.23)
we obtain
ζq+1 = −ζq, for q ≥ 2. (4.24)
From (4.22) and (4.24), we get ζ3 < 0, ζ4 > 0, and so on. Therefore, we conclude
that 
ζq > 0, if q is even,
ζq < 0, if q is odd,
(4.25)
for any n ≥ 1. This proves (4.12). ¤
In particular, choosing the number of encoder states to be the Fibonacci
numbers r = F ′(q) and r1 = F ′(q − 1), we can rewrite (4.20) as
ζ ′q = F
′(n+ q − 1)F ′(q)− F ′(n+ q)F ′(q − 1). (4.26)
Furthermore, according to d’Ocagne’s identity [98], we have
F ′(n+ q − 1)F ′(q)− F ′(n+ q)F ′(q − 1) = (−1)qF ′(n− 1). (4.27)
Obviously, (4.27) coincides with (4.25). This provides another proof of (4.12), for
M associated with the FS {F ′(q)}.
4.3.3 Minimum Number of Encoder States
In this section, we search the minimum numbers of encoder states r and r1 that
maximize M , for any desired codeword length. For ease of derivation, we use
4.3 Optimum Number of Encoder States 101







to denote M in fractional format (i.e. with-
out applying the floor operator b·c in (4.19)) associated with the ith GFS in the
sequence set G, and for any given q and n.
From Theorem 1, we conclude the following.
Corollary 1: While comparing the values ofM generated by different choices
of the number of encoder states r and r1, it is sufficient to use n = 1. The same
trend in M exists for other codeword lengths also.
Proof: From Theorem 1, we know that for given Gi(q) = r and Gi(q−1) =
r1, depending on whether q is even or odd, M






Noting that M i(q, 0) = 1 for any q, we further have
M i(q, n) =M i(q, n− 1) +M i(q, n− 2), for n ≥ 2. (4.28)
Thus, for a given q, the sequenceM i(q, n) can be viewed as a GFS in the fractional
format, with seeds M i(q, 0) = 1 and M i(q, 1). Therefore, to compare the M gen-
erated by different choices of r and r1, it is sufficient to compare the corresponding
M i(q, 1). ¤
From Corollary 1, we can also conclude that for any given q and n, with the
same M i(q, 1), integer multiples of the basic GFSs produce the same M as the
corresponding basic sequences.
Corollary 2: With a given number of encoder states r = r1+ r2, by choosing
r1 ≥ r2, we always obtain a larger M than that with r1 < r2, for any codeword
length n.
Proof: Assume two positive integers a and b with a ≥ b. Without loss
4.3 Optimum Number of Encoder States 102
of generality, we prove Corollary 2 by comparing the M of the encoder having
[r2 = G
i(q1 − 2) = a, r1 = Gi(q1 − 1) = b, r = Gi(q1) = a + b] with that of the
encoder having [r2 = G
j(q2− 2) = b, r1 = Gj(q2− 1) = a, r = Gj(q2) = a+ b], for
q1, q2 ≥ 2, i, j = 1, 2, . . . , K, and i 6= j.
For the encoder with [r2 = a, r1 = b, r = a + b], we obtain r ≥ 2r1. Thus,
Gi(q1) ≥ 2Gi(q1 − 1). By (4.20), we obtain ζq1 > 0. Therefore,
M i(q1, 1) =
Gi(n+ q1)
Gi(q1)






For the encoder with [r2 = b, r1 = a, r = a+ b], from Theorem 1, we obtain either
M j(q2, 1) =
Gi(n+ q2 − 1)








M j(q2, 1) =
Gi(n+ q2)
Gi(q2)






Comparing (4.29) with (4.30) and (4.31) shows that M j(q2, 1) ≥ M i(q1, 1). The
equality holds only when a = b. Therefore, Corollary 2 is proved for the case of
n = 1. Furthermore, using Corollary 1, we conclude that Corollary 2 is also true
for any n ≥ 1. ¤
Corollary 3: For a GFS {Gi(q)} defined by Gi(q) = r and Gi(q − 1) = r1,
and with any codeword length n, increasing q from an even integer q = 2p, with
p ≥ 1, to an odd integer q = 2p+ 1, results in the same M .
Proof: From (4.12), it is straightforward to get
M i(2p, n) = M i(2p+ 1, n), (4.32)
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for all integers p ≥ 1 and n ≥ 1. ¤
Therefore, in each GFS shown in Table 4.1, setting r to be the two numbers
within each pair of columns (with q ≥ 2) results in the same M , irrespective of
the codeword length. That is, increasing the encoder complexity from r = Gi(2p)
to r = Gi(2p+ 1) does not increase M .
Corollary 4: For all GFSs {Gi(q)} defined by Gi(q) = r and Gi(q − 1) = r1,
and with even integers q = 2p and p ≥ 1, M increases with increase in p, whether
or not the new encoder states are still within the original GFSs, and irrespective
of the codeword length n.
Proof: What we want to prove is
M i(2p+ 2, n) > M j(2p, n), (4.33)
for all integers p ≥ 1 and n ≥ 1, and with any i, j = 1, 2, . . . , K. We first prove
(4.33) for the case n = 1 by induction. For p = 1, by Theorem 1, we have



















According to Proposition 1, G
j(1)
Gj(0)
≤ 1. We further have Gi(3)
Gi(2)
> 1, since Gi(3) =







Combining (4.34), (4.35) and (4.36), we get
M i(2p+ 2, 1) > M j(2p, 1), for p = 1. (4.37)
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Now, for p = l, suppose








Further, for p = l + 1, we have



















Combining (4.39), (4.40) and (4.41), we obtain
M i(2p+ 2, 1) > M j(2p, 1), for p = l + 1. (4.42)
Thus, we prove Corollary 4 for n = 1. According to Corollary 1, we conclude
that the statement is true for other codeword lengths also. ¤
Corollary 5: By choosing the number of encoder states as r = F ′(q) and
r1 = F
′(q−1), we always obtain a largerM than that with r and r1 being the qth
and (q − 1)th elements of other GFSs, for any q ≥ 2 and any codeword length n.
Furthermore, the corresponding number of encoder states is always smaller than
that resulting from other GFSs.
Proof: To prove Corollary 5, we use the following properties of the FS
{F ′(q)}.
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Proof: According to Proposition 1, in the set G of GFSs, only the FS
{F ′(q)} and its integer multiples satisfy F ′(0) = F ′(1). All the other GFSs
result inGi6=1(0) > Gi6=1(1). ¤
• Property 2: F ′(q) < Gi6=1(q), with q ≥ 2.
Proof: This is due to the reason that the seeds, i.e. F ′(0) = 1 and
F ′(1) = 1, are the smallest among all positive integers that can be used as
seeds for the GFSs in the set G. According to the recurrence relation (4.7)
for GFS, the q’th element of the FS is always smaller than the q’th elements
of other GFSs in G, for q ≥ 2. ¤
We first prove
M1(q, n) > M i6=1(q, n), (4.43)
for any q ≥ 2 and n ≥ 1. We start with n = 1 and even q, and use induction.
For q = 2, by Theorem 1, we have


















According to Property 1, we get
M1(q, 1) > M i6=1(q, 1), for q = 2. (4.46)
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Now, for q = 2l, assume that
M1(q, 1) > M i6=1(q, 1), with l ≥ 1. (4.47)
Then, we get
F ′(2l + 1)
F ′(2l)
>
Gi 6=1(2l + 1)
Gi6=1(2l)
. (4.48)
For q = 2l + 2, we have
M1(q, 1) |q=2l+2= F
′(2l + 3)
F ′(2l + 2)
= 1 +
1




M i 6=1(q, 1) |q=2l+2= G
i 6=1(2l + 3)







Combining (4.48), (4.49) and (4.50), we obtain
M1(q, 1) > M i6=1(q, 1), for q = 2l + 2. (4.51)
Thus, we prove (4.43) for the case of n = 1 and even integers q = 2l. It also holds
for odd integers q = 2l+1, sinceM i(2l, 1)=M i(2l+1, 1) according to Corollary 3.
Further, using Corollary 1, we conclude that (4.43) is also true for other codeword
lengths. Combining (4.43) and Property 2, we thus prove Corollary 5. ¤
Corollary 6: For given r = F ′(q1), choosing r1 = F ′(q1−1) results in a larger
M than that with r1 being an element of other GFSs (i.e. r = G
i 6=1(q2) = F ′(q1)
and r1 = G
i6=1(q2 − 1), for any q1, q2 ≥ 2), for any codeword length n.
Proof: With r = Gi 6=1(q2) = F ′(q1), Property 2 of Corollary 5 gives q1 > q2.
According to Corollaries 3 and 4, M1(q1, n) ≥ M1(q2, n), with q1 > q2. Further-
more, by Corollary 5, we have M1(q2, n) > M
i6=1(q2, n). Therefore, we obtain
M1(q1, n) > M
i6=1(q2, n) for any q1, q2 ≥ 2 and n ≥ 1. ¤
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Remarks:
• In the case of r1 = 0 or r2 = 0, the associated basic GFS {F ′′(q)} can be
defined as
q 0 1 2 3 4 5 6 · · ·
{F ′′(q)} 1 0 1 1 2 3 5 · · ·
This is again a shifted FS defined by F ′′(q) = F (q − 1). The encoder
state combinations associated with this FS for r1 = 0 and r2 = 0 are given
by [r2 = F
′′(0), r1 = F ′′(1), r = F ′′(2)] and [r2 = F ′′(1), r1 = F ′′(2), r =
F ′′(3)], respectively. Theorem 1 still holds for this sequence since F ′′(2) >
2F ′′(1). Therefore, according to Corollary 3, we obtain
M ′′(2, n) = M ′′(3, n), (4.52)













, for any i = 1, 2, . . . , K, (4.53)
following a derivation similar to the proof of Corollary 5, we get
M i(2, n) > M ′′(2, n), for any n ≥ 1. (4.54)
In addition, from Corollaries 3 and 4, we have
M i(q, n) ≥M j(2, n), (4.55)
for all integers q > 2, n ≥ 1, and with any i, j = 1, 2, . . . , K. Combining
(4.52), (4.54) and (4.55), we conclude that choosing r1 = 0 or r2 = 0 results
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in the same M , which is smaller than that with r1 and r2 being positive
integers, irrespective of the codeword length n.
• Corollaries 5 and 6 show the properties ofM associated with the FS {F ′(q)}.
It may also be interesting to point out that among other GFSs {Gi6=1(q)}
in the sequence set G, and for a given q1 = 2p + 2 and p ≥ 1, the Lucas
sequence {L(q)} provides aM larger than all those associated with q2 = 2p,
with the fewest encoder states. This is because, according to Corollary 4,
we have M i6=1(2p+ 2, n) > M j(2p, n). On the other hand, the seeds of the
Lucas sequence, i.e. L(0) = 2 and L(1) = 1, are the smallest among all
positive integers that can be used as the seeds for the GFSs {Gi6=1(q)} inG.
Due to the recurrence relation (4.7) of the GFS, we obtain L(q) < Gi6=1,2(q)
for any q ≥ 2.
The above corollaries are combined into the following Theorem.
Theorem 2: For any given codeword length n, choosing the number of encoder
states to be the Fibonacci numbers r = F ′(q) and r1 = F ′(q − 1), where q is a
positive even integer, always gives a locally maximum M with the minimum
number of encoder states. The value of M increases with increase in q, and
saturates at the global maximum b2nC(1,∞)c.
Proof: From Corollary 2, we know that for a given r, we should choose
r1 ≥ r2 = r− r1 to get a larger M . From Corollary 3, we know that for all GFSs
defined by Proposition 1 in the sequence set G, choosing the sequence index q
such that q = 2p and p ≥ 1 results in the same M as that with q = 2p + 1, and
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choosing q = 2p will result in fewer number of states. Furthermore, Corollary 4
shows that the value of M increases with increase in p, for all GFSs in G. From
Corollary 5, we further know that by choosing the number of encoder states to
be the Fibonacci numbers with r = F ′(q) and r1 = F ′(q − 1), we always obtain
a larger M than that with r and r1 being the q
th and (q − 1)th elements of other
GFSs in G, for any q ≥ 2. The associated number of encoder states is always
smaller than that chosen from other GFSs. Finally, Corollary 6 shows that with
the same number of encoder states r, which is a Fibonacci number F ′(q), choosing
r1 to be the adjacent number F
′(q − 1) of the same FS will result in a larger M
than that with r1 being an element of other GFSs in G. In addition, all these
statements are true irrespective of the codeword length. Therefore, to achieve the
maximumM (either locally or globally) with minimum number of encoder states,
we should choose the number of encoder states as r = F ′(2p) and r1 = F ′(2p−1),
with p ≥ 1, for any desired codeword length.









For the FS, we have [98]
lim
q→∞
F ′(q + 1)
F ′(q)
= τ, (4.57)











F ′(q + 1)
F ′(q)
F ′(q + 2)
F ′(q + 1)
· · · F
′(q + n)
F ′(q + n− 1) = τ
n.
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Note that in (4.58), b2nC(1,∞)c is indeed the theoretical limit of the size of d = 1
codes with length n. ¤
In summary, we conclude that choosing r and r1 as Fibonacci numbers with
[r2 = 1, r1 = 1, r = 2], [r2 = 2, r1 = 3, r = 5], [r2 = 5, r1 = 8, r = 13], etc,
gives a locally maximum M , with minimum number of encoder states. The
value of M increases with increase in r, until it saturates at the global maximum
Mmax = b2nC(1,∞)c. These choices of encoder states help to allocate the valid
codewords to the encoder states so as to maximize the code rate. The final choice
of r depends on the desired code rate, the code constraints, and the affordable
implementation complexity. For example, based on the above analysis, we find
that with a codeword length of n = 13, a 5-state encoder with [r2 = 2, r1 = 3, r =
5] provides M = bM1(4, 13)c = 516. It can be verified that these states enable
an effective allocation of codewords to accommodate |B| =M = 516 user words.
As a result, a rate 9/13 (1,18) code can be designed, whose rate is 3.85% higher
than that of the rate 2/3 d = 1 codes used for BD and HD-DVD. Furthermore, a
13-state encoder with [r2 = 5, r1 = 8, r = 13] generates M = bM1(6, 13)c = 520.
This results in a code with size |B| =M = 520, which approaches the theoretical
limit of b213C(1,∞)c = 521. The excess codewords can be used to reduce the k
constraint of the rate 9/13 code to k = 14. Since these d = 1 codes achieve a
99.73% code efficiency, they are used to investigate the PC-code-based optical
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recording systems in the remaining chapters of the thesis.
We remark here that by sacrificing a certain amount of code rate with respect
to the rate 9/13, a RMTR constraint that is stricter than that of the 17PP and
ETM codes may further be imposed on the d = 1 coded channel bit-stream. The
final error rate performance is a compromise between the gain from the stricter
RMTR constraint and additional code rate loss. The investigation on the RMTR
constraint is beyond the scope of this thesis.
4.4 Conclusion
In this chapter, we have analytically investigated the relationship between the
number of encoder states and the probable size of certain capacity-approaching
d = 1 codes. We have found that the number of encoder states can always be
associated with generalized Fibonacci numbers. Choosing the number of encoder
states to be specific Fibonacci numbers maximizes the probable size of the de-
signed code with the minimum number of states, for any desired codeword length.
These states, in general, also enable successful allocation of codewords to the en-
coder states to maximize the code rate. Our analysis provides direct guidelines
for the design of capacity-approaching constrained codes with d = 1 constraint.





As mentioned in Chapter 3, the purpose of parity-check (PC) codes is to detect
the presence of errors and to provide localization in error type and position. This
is done by imposing specific PC constraints (in addition to the modulation con-
straints), thereby incurring additional code rate loss. Therefore, the design of
efficient constrained PC codes (i.e. codes with modulation constraints and PC
constraints) is key to the development of PC-code-based recording systems. Al-
though several attempts have been reported in recent years to efficiently combine
constrained codes and PC codes [80, 32, 20, 16], the systematic design of efficient
constrained PC codes is still an open problem. In particular, for optical record-
ing systems, it is difficult to design efficient constrained PC codes that satisfy
multiple-bit PC constraints. In this chapter, we solve this code design bottle-
neck and design novel capacity-approaching constrained PC codes. In particular,
a general and systematic code design approach is proposed to efficiently combine
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constrained codes with various PC codes. Performance of the newly designed
codes is evaluated using bit error rate (BER) simulations.
The original contributions in this chapter are as follows.
• We propose a general and systematic way to efficiently combine constrained
codes with PC codes for optical recording. The proposed constrained PC
codes include two component codes: a normal constrained (NC) code and
a parity-related constrained (PRC) code, and are designed based on the
same finite state machine (FSM). The code rates are only a few tenths of
a percent below the theoretical maximum. The parity-check constraint can
be chosen to detect any type of dominant error events in the system.
• Approaches are proposed for designing the code in the non-return-to-zero-
inverse (NRZI) format and the non-return-to-zero (NRZ) format. Designing
the codes in NRZ format may reduce the number of parity bits required for
error detection and may simplify post-processing for error correction.
The chapter is organized as follows. A survey of prior art coding schemes
is presented in Section 5.1. The general principle of the new code design is
presented in Section 5.2. Methods for designing codes in NRZI and NRZ formats
are presented in Section 5.3 and Section 5.4, respectively. In Section 5.5, examples
of several newly designed codes are illustrated. Their BER performances are
presented in Section 5.6. Conclusions are presented in Section 5.7.
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5.1 Introduction
There have been several attempts in recent years to efficiently combine con-
strained codes with PC codes. For example, in the scheme described by Perry
et al. [80], a constrained data sequence is parsed into shorter blocks of equal
length, and a parity data block is inserted between each pair of these blocks. The
data and parity blocks are connected such that the modulation constraints are
not violated. The major disadvantage of this scheme is that it can only correct
specific mixed-type errors.
Gopalaswamy and Bergmans [32] proposed concatenated coding to construct
modulation codes with error detection capability. In this scheme, the parity-check
information is first calculated for each constrained data block. This information
is then encoded by a standard constrained encoder and appended to the end of
the corresponding data block. In this way, the proposed scheme achieves high
coding efficiency. For the rate 2/3 (1,7) code, a parity bit requires 1.5 channel
bits. However, in this scheme, the channel bit-stream corresponding to the parity
bits is not protected by parity-checks. Therefore, errors occurring in this portion
may cause further errors during decoding. This results in error propagation.
A combi-code scheme proposed by Coene et al. [20] achieves high efficiency
similar to [32], without introducing the parity-bit related error propagation. In
this scheme, the constrained PC code consists of two sliding block codes, which
are designed to detect single-bit transition shift errors. Because the two con-
stituent codes are based on the same FSM, no additional channel bits are needed
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for stitching the two codes together. By using this scheme, efficient PC codes
with d = 2 constraint, which achieve 2 channel bits per parity bit, have been
designed. However, efficient combi-codes with d = 1 constraint are not available.
Furthermore, this scheme is not general enough to detect any arbitrary error
event or error event combinations. The efficiency of this approach can be further
improved by using the method proposed in [42].
In this chapter, a novel coding scheme is proposed that overcomes the draw-
backs of the prior art schemes. In this scheme, the parity-check constraint is
defined by the generator matrix or generator polynomial of a linear binary PC
code [57, 76], which can be chosen to detect any error event or error event combi-
nations. This provides a systematic way for defining the error detection criteria
for constrained PC codes. The modulation constraint can be either d = 1 or
d = 2. The rates of the designed codes are only a few tenths of a percent below
the theoretical maximum. Furthermore, error propagation due to parity bits is
avoided, since errors are corrected equally well over the entire constrained PC
codeword. While most of the prior art schemes design codes in the NRZI format
[80, 32, 20, 16], we propose approaches to design constrained PC codes either in
NRZI format or in NRZ format. Designing the codes in NRZ format is found
to be preferable for the PC codes and post-processing based detection approach.
Note that although this chapter focuses on designing codes for optical record-
ing, the proposed design technique is general, and can encompass other recording
channels, such as the magnetic recording channels. This technique can also be
generalized to combine constrained codes with other types of error correction
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codes (ECCs) (e.g. the Reed-Solomon (RS) codes), which, however, is beyond
the scope of this thesis.
5.2 General Principle of the New Code Design
The general principle of the new code design is as follows. A segment of user
data, which is typically the binary output of a RS-ECC encoder, is partitioned
into several data words. All the data words except the last one are encoded by
any suitable finite state constrained encoder, such as that proposed in Chapter 4.
The resulting codewords are referred to as “normal constrained (NC) codewords”.
The last data word is encoded by a parity-related constrained encoder, and the
resulting codeword is referred to as the “parity-related constrained (PRC) code-
word”. In particular, the PRC encoder maps the last data word into a specific
codeword chosen from a candidate codeword set, so that a certain parity-check
constraint is realized over the combined codeword, which is a concatenation of the
sequence of NC codewords and the PRC codeword. This parity-check constraint
corresponds to a predetermined generator matrix, which is defined to detect any
type of error events in the system. For ease in imposing the modulation con-
straints, the generator matrix needs to be designed to generate a systematic PC
code. This code design principle is based on the following proposition.
Proposition 1: Consider the encoder for a [l, n] systematic linear binary PC
code C, which transforms a n-bit information word into a l-bit codeword, with
p = l−n being the number of parity bits. Let u1 and u2, respectively, denote row
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vectors with n1 bits and n2 = n−n1 bits consisting of a sequence of NC codewords
and a PRC codeword. If the parity bits of [u1 | 0, · · · , 0︸ ︷︷ ︸
1×n2
] and [ 0, · · · , 0︸ ︷︷ ︸
1×n1
| u2]
are equal, then the combined constrained codeword [u1 | u2], with p bits of zeros
appended, generates a codeword of C.
Proof: Let G = [I P] be a generator matrix that describes the encoder of
C, where I is the n× n identity matrix, and P is a n× p matrix. The parity bits
of [u1 | 0, · · · , 0︸ ︷︷ ︸
1×n2
] and [ 0, · · · , 0︸ ︷︷ ︸
1×n1
| u2] are computed as
p1 = [u1 | 0, · · · , 0︸ ︷︷ ︸
1×n2
]P and p2 = [ 0, · · · , 0︸ ︷︷ ︸
1×n1
| u2]P.
If p1 = p2, we get
[u1 | u2]P = [ 0, · · · , 0︸ ︷︷ ︸
1×p
]. (5.1)
Thus, [u1 | u2 | 0, · · · , 0︸ ︷︷ ︸
1×p
] is a codeword of C. ¤
The structure of our constrained PC code, thus, includes two component
codes: the NC code and the PRC code. Both codes serve as information words
of the PC code C. The NC codewords are first constructed and connected. The
parity bits of the sequence of NC codewords (with n2 trailing zeros appended) are
then computed. After that, a specific PRC codeword, which produces the same
parity bits when n1 leading zeros are appended, is selected from a candidate
codeword set and concatenated directly with the NC codewords, thus forming
the combined constrained PC codeword. The combined codeword is transmitted
over the channel without appending its parity bits [ 0, · · · , 0︸ ︷︷ ︸
1×p
], since the latter is
fixed and known to the receiver. At the detector output, by checking the parity
bits reconstructed from the received constrained PC codeword according to (5.1),
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which are equal to the syndrome of the received codeword (with p bits of zeros
appended), we can detect errors in the received codeword that are within the error
detection capability of the corresponding PC code C. Note that, in principle, we
could always choose p1 + p2 = a, where a is an arbitrary p bits row vector, and
generate a codeword of C in terms of [u1 | u2 | a]. At the detector output, errors
can be detected by checking the syndrome of the received codeword with the
parity bits a appended. Choosing a = 0 makes the syndrome equal to the parity
bits reconstructed from the received codeword, and simplifies decoding.
Both the NC code and the PRC code are finite-state constrained codes de-
signed based on the same FSM. This enables the two component codes to be
connected in any order without violating the modulation constraints, and also
facilitates simpler hardware implementation of the encoder/decoder. In princi-
ple, any efficient FSM can be used in conjunction with the proposed code design
approach. Here, we choose to use the FSM discussed in Chapter 4, since ca-
pacity approaching codes can thereby be obtained. Furthermore, since the PRC
code is also protected by parity-checks, error propagation due to the PRC code
is avoided. In addition, by applying the Guided Scrambling (GS) scheme [38, 42]
to the NC code, whose codewords occupy the major portion of the constrained
PC code, as shown in [42], satisfactory dc-free performance can be achieved.







= R1 − n2
n
(R1 −R2), (5.2)
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where m and n are the lengths of the segment of user data and the combined
constrained PC codeword, respectively, and R1 and R2 are the rates of the NC
code and the PRC code, respectively. The choice of n, as shown in Section
3.5.1, depends on the specific recording system and is a compromise between
the code rate loss due to parity-check and the error correction capability of the
post-processor. The optimum codeword length has been found to be around 100
channel bits per parity bit, for d = 1 coded optical recording channels. The
corresponding details are given in Section 5.6.
5.3 Code Design in NRZI Format
5.3.1 Encoder Description
In this section, the codes are designed in NRZI format. Figure 5.1 is a block
schematic for encoding a constrained PC code in NRZI format. As illustrated, a
m-bit segment of user data is partitioned into K + 1 data words. The K leading
data words are individually encoded into the first component codewords by the
NC encoder1. Therefore, we have K = n1R1
mNC
, with mNC being the length of each
input data word of the NC encoder. The (K+1)th data word is encoded into the
second component codeword by the PRC encoder. During encoding, the next-
state information (obtained from a code table) is passed from each codeword
to the next. It indicates the next state from which to select a codeword for
1Guided scrambling needs to be applied to the NC codewords to impose the dc-free con-
straint. This is not shown in the figure for the sake of simplicity.
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Figure 5.1: Block diagram for encoding a constrained parity-check (PC)
code in NRZI format.
encoding the next data word. The encoder also includes a parity-check unit,
which calculates the parity bits of the sequence of the leading K NC codewords
(appended with n2 trailing bits of zeros). The parity bits are then passed to the
PRC encoder, and used to guide the encoding of the (K + 1)th data word into
the PRC codeword. Concatenating the NC codewords and the PRC codeword
together, results in the combined constrained PC codeword in NRZI format. The
NRZI codewords are then converted into NRZ format by a precoder, which is not
shown in the figure, before they are transmitted over the channel.
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5.3.2 Design of the Component Codes
To design the NC code, we use the FSM discussed in Chapter 4, since rates of the
resulting constrained codes are very close to the capacity. The optimum number
of encoder states is obtained using the analytical approach proposed in Chapter 4.
To achieve high encoding efficiency, one data word is mapped into one codeword
only in each state of the FSM.
To design the PRC code, we propose a novel approach to design sets of code-
words with distinct parity bits, based on the same FSM of the NC code. These
parity bits correspond to a predetermined generator matrix. We first propose a
set of criteria that guides the design of the PRC code. With a given parity-check
constraint, these criteria indicate how to choose the number of encoder states and
assign valid codewords to these states to maximize the code rate.
To design a PRC code withm2 user data bits and p parity bits, the number of
codewords leaving a state set should be at least 2m2+p times the number of states
within the state set. Based on the FSM of d = 1 codes discussed in Chapter 4,
we can obtain the following criteria:
r|X00|+ r1|X01| ≥ r12m2+p, (5.3)
r (|X00|+ |X10|) + r1 (|X01|+ |X11|) ≥ r2m2+p, (5.4)
where Xab denotes the set of codewords starting with a ‘a’ and ending with a
‘b’, and |Xab| denotes the size of Xab, where a, b ∈ {0, 1}. The encoder has r
states, which are divided into two state subsets of a first and second type. The
encoder has r1 states of the first type and r2 = r − r1 states of the second type.
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All codewords in states of the first type must start with a ‘0’, while codewords
in states of the second type start with either a ‘0’ or a ‘1’.
Furthermore, for each set of codewords with the same parity bits, the number
of codewords leaving a state set should be at least 2m2 times the number of states
within the state set. The criteria that guide the design of each set of codewords
are therefore given by









≥ r2m2 , (5.6)
where X˜ab denotes the set of codewords with the same parity bits that start with
a ‘a’ and end with a ‘b’. In each set of the codewords with the same parity bits,
each codeword has an assigned next state. A codeword that ends with ‘0’ (i.e.
codewords in X˜00 and X˜10) can be assigned up to r different next states in both
the first and second state sets, and therefore can be used to map to r different
user data words. A codeword that ends with ‘1’ (i.e. codewords in X˜01 and X˜11)
can only be assigned up to r1 next states in the first state set, and therefore can
be used to map to r1 different user data words. The particular mapping of the
codeword to the data word is a matter of design choice, and is not critical to
the operation of the system. However, to ensure unique decodability, the sets of
codewords that belong to a given state must be disjoint.
Similar criteria for designing PRC codes with d = 2 constraint can be derived.
They are given in Appendix B. Note that the above inequalities are equivalent
to the approximate eigenvector equation, and they are necessary conditions for
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code construction. Following these criteria, and by using either computer search
or analytical approaches similar to that proposed in Chapter 4, we can determine
the optimum number of encoder states to maximize the rate of the PRC code.
The corresponding code rate is given by
R2 = m2/n2. (5.7)
The main steps for the design of the PRC code are as follows.
(1) For a PRC code with m2 user data bits and p parity bits, use the criteria
described above (i.e. (5.3) to (5.6)) to determine the codeword length n2 and
the optimum number of encoder states. Note that at this step, the maximum
runlength constraint k is temporarily relaxed (e.g. larger than k = 7 for d = 1
codes, and larger than k = 10 for d = 2 codes).
(2) Enumerate all the valid d constrained codewords of length n2. Based on
the given generator matrix, compute the parity bits of each codeword (with n1
leading zeros appended) and distribute them into a group of codeword sets. A
total of 2p codeword sets are obtained.
(3) For each set of codewords with the same parity bits, allocate the code-
words to various encoder states by following the FSM of the NC code. This
results in a set of 2p sub-tables.
(4) Concatenate the 2p sub-tables, and form a code table for encoding/decoding
the PRC code. Compared with the code table of the NC code, the PRC code
table is enlarged by a factor of 2p. In each state of the FSM, there is a set of
2p codewords potentially mapped to one user data word. During encoding, as
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illustrated in Figure 5.1, the parity bits associated with the sequence of NC code-
words are first calculated. The PRC codeword having the same parity bits is
selected from the codeword set and assigned to the user data word.
(5) Tighten the k constraint of the designed PRC code by optimizing the
code table obtained from Step (4) by deleting codewords that start or end with
long runs of ‘0’s, or by increasing the number of states of the FSM.
5.3.3 Decoder Description
Based on the same FSM, the operation of the PRC decoder is generally the same
as that of the NC decoder (as described in Section 4.2), but with the code tables
being different. Both decoders are sliding-block decoders with a look ahead of
one codeword. However, unlike the NC decoders which are based on only one
code table, the PRC decoder is based on two code tables. One is the NC code
table, which is used to determine the state of the next codeword, while the other
is the PRC code table, which is used to decode the current codeword using the
obtained state information of the next codeword.
5.4 Code Design in NRZ Format
In this section, we present an approach to design constrained PC codes in NRZ
format. For PC codes and post-processing based detection approaches, it is prefer-
able to encode the data in NRZ format due to the following reasons. In the NRZI
case, error detection and post-processing have to be done at the output of the
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‘NRZ to NRZI inverse precoder’. The process of inverse precoding will cause error
propagation and thus increase the length of error events. For example, a single
bit error in NRZ format will be converted into a transition shift error of 2 bits in
NRZI format. As a result, the number of parity bits required for detecting errors
may increase. Furthermore, carrying out post-processing at the detector output
is more straightforward than doing it at the inverse precoder output.
The conventional approach for detection and correction of errors in NRZ
format is to use a concatenation of a modulation encoder with a precoder, followed
by a PC encoder [15, 86]. However, this approach will considerably weaken the
modulation constraint of the encoded channel data stream. In [16], Cideciyan et
al. proposed the cascade of a modulation encoder with a PC encoder followed
by a precoder. In this approach, before precoding, the user data is first encoded
into a constrained PC code in NRZI format, which can detect and correct NRZ
errors. This is done by translating the parity-check matrix at the output of the
precoder into that at the input of the precoder, under the condition that the PC
code at the output of the precoder must contain the all-one codeword.
We now present a new approach to design the constrained PC code in NRZ
format, without parity-check matrix transformation and without the specific re-
quirement on the PC code. In our approach, the code table of the NC code
remains the same as that of the NC code in NRZI format. However, the code
table for the PRC code is designed in a different way. The details are as follows.
(1) For a PRC code with m2 user data bits and p parity bits, determine the
codeword length n2 and the optimum number of encoder states. The criteria that
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guide the design are similar to those in the NRZI case. The only difference is
that the parity bits of each codeword are computed in the NRZ format, rather
than in the NRZI format, based on an assumed initial NRZ bit. To do this, ‘0’
and ‘1’ are used to denote NRZ bits ‘−1’ and ‘+1’, respectively.
(2) Enumerate all the valid d constrained codewords of length n2 in NRZI
format. Compute the parity bits of the codewords in NRZ format with an assumed
initial NRZ bit.
(3) Distribute each set of NRZI codewords with the same NRZ parity bits
obtained from Step (2) into different encoder states, and form a set of 2p sub-
tables.
(4) Concatenate the 2p sub-tables together to form the code table for en-
coding/decoding of the PRC code in NRZ format. For the two different initial
NRZ bits (i.e. ‘+1’ and ‘−1’), we use the same code table to simplify encod-
ing/decoding. However, the order of codeword sets with the same parity bits
may need to be adjusted according to the initial NRZ bit.
To do encoding, as shown in Figure 5.2, the NC codewords are first con-
structed and connected as in the NRZI case. The resulting codewords are then
converted into NRZ format by a precoder, and the associated parity bits are com-
puted. Based on these parity bits as well as the last bit of the NRZ sequence,
the PRC codeword in NRZI format that has the same NRZ parity bits is selected
from the codeword set. The PRC codeword needs to be converted into NRZ for-
mat before concatenating with the NRZ format NC codewords. During decoding,
the detected NRZ data sequence is first converted into NRZI format through an
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Figure 5.2: Block diagram for encoding a constrained parity-check (PC)
code in NRZ format.
inverse precoder, and the resulting NRZI sequence is then decoded based on the
code tables of the NC code and the PRC code, along the same lines as those
described in Section 5.3.3.
5.5 Examples of New Codes
In this section, we present several new constrained PC codes, designed in NRZ
format, using the above code design method.
First of all, a new (1,18) constrained single-bit even PC code is designed. The
rate 9/13 (1,18) code with 5 states (i.e. r = 5, r1 = 3, r2 = 2) FSM discussed in
Chapter 4 is used as the NC code, since its rate is 3.85% higher than that of the
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rate 2/3 d = 1 codes used in BD and HD-DVD systems. A new rate 12/19 (1,18)
code with 5 states is designed as the PRC code, which requires only 1 channel
bit per parity bit with respect to the rate 2/3 d = 1 codes.
Table 5.1 shows the distribution of codewords in r = 5 encoder states, which
are denoted by S1 to S5, for the rate 12/19 PRC code. Through enumeration,
we find that among the total 10946 valid d = 1 codewords of length 19, there are
5490 codewords having even parity with an assumed initial NRZ bit of ‘-1’ (or
odd parity with an initial NRZ bit of ‘+1’). Among these codewords, we further
find |X˜00| = 2135, |X˜01| = |X˜10| = 1275 and |X˜11| = 805. We also find that there
are 5456 codewords having odd parity with an assumed initial NRZ bit of ‘-1’ (or
even parity with an initial NRZ bit of ‘+1’), among which we have |X˜00| = 2046,
|X˜01| = |X˜10| = 1309 and |X˜11| = 792. Each sub-table in Table 5.1 illustrates the
distribution of codewords with the same parity bit among the r = 5 states.
We take Table 5.1 (i) as an example, which contains all the codewords having
even parity with an assumed initial NRZ bit of ‘-1’. Observe that the set X˜00 has
605 codewords allocated in State 1, 599 codewords in State 2, and 603 codewords
in State 3. The total number of assigned codewords is 605 + 599 + 603 = 1807,
which is smaller than the set size 2135. Similarly, for each of the other codeword
set, the total number of assigned codewords is smaller than the size of the set.
On the other hand, in each state, the codewords are distributed according to the
restrictions that a codeword ending with a ‘0’ can be assigned to up to r = 5
different user data words, while a codeword that ends with a ‘1’ can only be
assigned to up to r1 = 3 different user data words. Therefore, for State 1,
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Table 5.1: Distribution of codewords in the various encoder states for a rate
12/19 (1,18) parity-related constrained (PRC) code.
(i) Parity even for initial NRZ bit ‘-1’                   (ii) Parity odd for initial NRZ bit ‘-1’ 
     (Parity odd for ‘+1’)                                               (Parity even for ‘+1’) 
 
00X  01X  10X  11X     00X  01X  10X  11X  
Size 2135 1275 1275 805   Size 2046 1309 1309 792 
1S  605 358 0 0   1S  589 384 0 0 
2S  599 369 0 0   2S  599 368 0 0 
3S  603 362 0 0   3S  594 378 0 0 
4S  0 0 589 384   4S  0 0 605 357 




the total number of assigned codewords is 605 × 5 + 358 × 3 = 4099, which is
sufficient to map 212 = 4096 user data words. Similarly, it can be verified that
from any of the r = 5 encoder states, there are at least 4096 codewords that can
be assigned to the user data words. This means that 12-bit user data words can
be encoded. In the same manner, codewords having odd parity with an assumed
initial NRZ bit of ‘-1’ are distributed as shown in Table 5.1 (ii), which also shows
that 12-bit user data words can be supported. Hence, following Table 5.1, a rate
12/19 (1,18) PRC code can be constructed. We remark that the distribution of
codewords given above may not be unique.
As a second example, using the same rate 9/13 code as the NC code, we
design new constrained 2-bit and 4-bit PC codes. They are defined by generator
polynomials g(x) = 1 + x + x2 and g(x) = 1 + x + x4, respectively. The cor-
responding PRC codes are a rate 9/16 (1,18) code and a rate 7/16 (1,18) code,
respectively. With respect to the rate 2/3 d = 1 codes, these PRC codes achieve
1.5 and 1.375 channel bits per parity bit, respectively. Tables 5.2 and 5.3 show
the distribution of codewords in the various encoder states for the rate 7/16 PRC
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Table 5.2: Distribution of codewords in the various encoder states for a rate
7/16 (1,18) parity-related constrained (PRC) code, Part I.
(i) Parity bits  [0 0 0 0] for initial       (ii) Parity bits  [0 0 0 1] for initial         (iii) Parity bits  [0 0 1 0] for initial 
     NRZ bit ‘-1’ ([1 1 0 0] for ‘+1’)         NRZ bit ‘-1’ ([1 1 0 1] for ‘+1’)              NRZ bit ‘-1’ ([1 1 10] for ‘+1’) 
 
00X  01X  10X  11X     00X  01X  10X  11X  
   
 00X  01X  10X  11X  
Size 67 42 39 22   Size 58 45 39 20  Size 64 34 37 24 
1S  19 11 0 0   1S  17 15 0 0  1S  19 11 0 0 
2S  18 13 0 0   2S  19 12 0 0  2S  21 9 0 0 
3S  19 13 0 0   3S  18 15 0 0  3S  19 12 0 0 
4S  0 0 19 11   4S  0 0 20 10  4S  1 0 18 12 
5S  0 0 19 11   5S  0 1 19 10  5S  0 0 19 12 
 
 
(iv) Parity bits  [0 0 1 1] for initial     (v) Parity bits  [0 1 0 0] for initial        (vi) Parity bits  [0 1 0 1] for initial 
       NRZ bit ‘-1’ ([1 1 1 1] for ‘+1’)        NRZ bit ‘-1’ ([1 0 0 0] for ‘+1’)           NRZ bit ‘-1’ ([1 0 0 1] for ‘+1’) 
 
 00X  01X  10X  11X    00X  01X  10X  11X     00X  01X  10X  11X  
Size 63 35 35 27  Size 58 36 38 25   Size 64 36 37 25 
1S  20 10 0 0  1S  18 13 0 0   1S  19 12 0 0 
2S  19 12 0 0  2S  20 11 0 0   2S  21 9 0 0 
3S  20 10 0 0  3S  20 12 0 0   3S  19 12 0 0 
4S  1 0 18 12  4S  0 0 19 11   4S  0 0 19 11 
5S  0 0 17 15  5S  0 0 18 13   5S  0 0 18 14 
 
 
(vii) Parity bits  [0 1 1 0] for initial     (viii) Parity bits  [0 1 1 1] for initial         
        NRZ bit ‘-1’ ([1 0 1 0] for ‘+1’)           NRZ bit ‘-1’ ([1 0 1 1] for ‘+1’)              
 
 00X  01X  10X  11X     00X  01X  10X  11X  
      
Size 60 41 39 23   Size 61 37 40 22     
  
1S  18 14 0 0   1S  20 10 0 0       
2S  20 11 0 0   2S  18 13 0 0       
3S  18 14 0 0   3S  20 11 0 0     
  
4S  0 0 19 11   4S  0 1 18 12       












   
code, in the same fashion as Table 5.1. Note that with 4-bit parity-check, there
are in total 16 sub-tables illustrated in Tables 5.2 and 5.3, corresponding to the
various parity bits of the codewords. In computing the parity bits of the code-
words in the tables, following the guideline of 100 channel bits per parity bit, we
use a codeword length of n = 406.
As a third example, we consider d = 2 codes. With the rate 6/11 (2,15),
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Table 5.3: Distribution of codewords in the various encoder states for a rate
7/16 (1,18) parity-related constrained (PRC) code, Part II.
(ix) Parity bits  [1 0 0 0] for initial     (x) Parity bits  [1 0 0 1] for initial          (xi) Parity bits  [1 0 1 0] for initial 
       NRZ bit ‘-1’ ([0 1 0 0] for ‘+1’)       NRZ bit ‘-1’ ([0 1 0 1] for ‘+1’)              NRZ bit ‘-1’ ([0 1 10] for ‘+1’) 
 
00X  01X  10X  11X     00X  01X  10X  11X  
   
 00X  01X  10X  11X  
Size 60 39 36 22   Size 60 39 39 21  Size 62 38 37 25 
1S  18 13 0 0   1S  20 10 0 0  1S  19 11 0 0 
2S  19 12 0 0   2S  18 14 0 0  2S  19 11 0 0 
3S  19 12 0 0   3S  19 11 0 0  3S  19 11 0 0 
4S  1 0 18 12   4S  0 0 19 11  4S  0 1 17 14 
5S  2 0 18 10   5S  0 0 20 10  5S  0 0 20 11 
 
 
(xii) Parity bits  [1 0 1 1] for initial     (xiii) Parity bits  [1 1 0 0] for initial       (xiv) Parity bits  [1 1 0 1] for initial 
        NRZ bit ‘-1’ ([0 1 1 1] for ‘+1’)           NRZ bit ‘-1’ ([0 0 0 0] for ‘+1’)             NRZ bit ‘-1’ ([0 0 0 1] for ‘+1’) 
 
 00X  01X  10X  11X    00X  01X  10X  11X     00X  01X  10X  11X  
Size 63 35 37 24  Size 63 36 41 27   Size  65  33 37  27  
1S  18 13 0 0  1S  20 10 0 0   1S  19 11 0 0 
2S  20 10 0 0  2S  19 11 0 0   2S  20 10 0 0 
3S  19 11 0 0  3S  19 11 0 0   3S  20 11 0 0 
4S  0 0 19 11  4S  0 0 19 11   4S  0 1 17 14 
5S  0 0 18 13  5S  0 0 19 12   5S  0 0 19 12 
 
 
(xv) Parity bits  [1 1 1 0] for initial     (xvi) Parity bits  [1 1 1 1] for initial         
        NRZ bit ‘-1’ ([0 0 1 0] for ‘+1’)           NRZ bit ‘-1’ ([0 0 1 1] for ‘+1’)              
 
 00X  01X  10X  11X     00X  01X  10X  11X  
      
Size 61 40 39 21   Size 58 44 40 22     
  
1S  19 12 0 0   1S  17 15 0 0       
2S  19 12 0 0   2S  18 13 0 0       
3S  18 13 0 0   3S  18 14 0 0     
  
4S  0 0 19 11   4S  0 0 20 10       












   
9-state (i.e. r = 9, r1 = 4, r2 = 2, r3 = 3) code proposed in [42] as the NC code,
whose rate is 2.27% higher than that of the rate 8/15 (2,10) EFM-like codes [38]
used in DVD systems, we have designed a new constrained single-bit even PC
code and a new constrained 4-bit PC code defined by g(x) = 1 + x + x4. The
PRC codes are a 9-state rate 10/20 (2,15) code and a 9-state rate 8/22 (2,15)
code, respectively. With respect to the EFM-like codes, these PRC codes achieve
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( , )d k  
Parity 
overhead 
(channel bits  




/ pcR Cη =  
9/13 code (NC)  
& 12/19 code (PRC) 
= +      (1,18)  1 66/97 0.6804=  0.9945 
9/13 code (NC)  
& 9/16 code (PRC) 
= + +        (1,18)  1.5 135/198 0.6818=  0.9965 
9/13 code (NC)  
& 7/16 code (PRC) 
= + +      
 
(1,18)  1.375 277 / 406 0.6823=
 
0.9972 
6/11 code (NC)  
& 10/20 code (PRC) 
= +      (2,15)  1.25 52/97 0.5361=  0.9900 
6/11 code (NC)  
& 5/17 code (PRC) 
= + +      
 





1.25 and 1.75 channel bits per parity bit, respectively.
The above examples of newly designed codes are summarized in Table 5.4.
The codeword length, n, is chosen such that the number of channel bits per
parity bit is around 100. As can be seen, the new codes achieve minimum parity
overhead, and the efficiency of most of the new codes is only a few tenths of a
percent below capacity2.
It should be noted that for the above new codes, the sizes of input symbols
of most of the component codes are not 8 bits. As a result, error propagation
due to the mismatch of symbol sizes between the constrained code and the byte-
oriented RS-ECC may arise. However, this error propagation can be avoided by
using the ‘modified concatenation’ scheme [9, 43, 26]. Alternatively, a non-byte-
oriented RS-ECC can be used to eliminate this error propagation. For example,
when the rate 135/198 2-bit constrained PC code is used in conjunction with a
2Following the discussions of Section 3.2.1, the capacity of constrained PC codes is given by
Cpc = R1− p/n. For example, for the (1,∞) code, the capacity is Cpc(1,∞) = R(1,∞)− 1/100 =
0.6842, with 100 channel bits per parity bit.
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9-bit/symbol RS-ECC, error propagation is avoided since the sizes of the input
symbols for both the NC and PRC codes are 9 bits. Finally, we remark here that
it is possible to impose stricter k constraint and the repeated minimum transition
runlength (RMTR) constraint [70, 48] on the designed codes, by increasing the
number of states of the FSM, and/or by applying the GS scheme.
5.6 Performance Evaluation
In this section, we present BER performances of the newly designed constrained
PC codes with d = 1 constraint, obtained using simulations. In the simulations,
the channel noise is assumed to be additive white Gaussian (AWGN). A Viterbi
detector (VD) that is matched to a 7-tap partial response (PR) target is used as
the detector. As in Chapter 3, the PR target consists of 7 symmetric taps taken
directly from the middle of the channel symbol response. The dominant error
events at the VD output turn out to be very similar to that with the rate 2/3
code. Therefore, Table 3.2 can be still be used to determine the error detection
capability of the newly designed codes. At the VD output, a matched-filtering
type post-processor is used, which can correct both single and double error events
that occur in each detected codeword.
According to Table 3.2, the new single-bit even PC code can only detect
error events with odd number of errors, and therefore cannot detect the error
events ±{2, 0,−2}, ±{2, 0,−2, 0, 2, 0,−2} and ±{2, 0, 0,−2}. The new 2-bit PC
codes, defined by the generator polynomial g(x) = 1 + x + x2, can detect most
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of the dominant error events, except ±{2, 0,−2, 0, 2} and ±{2, 0, 0,−2}. The
new 4-bit PC codes, with g(x) = 1 + x + x4, however, can detect all the error
events listed in Table 3.2. In the simulations, by using an approach similar to that
proposed in Section 3.5.1, the codeword length (n) is chosen such that the number
of channel bits per parity bit is around 100. For real-life channels, the dominant
error events may differ from those illustrated above. However, following the code
design method described in the above sections, we can easily define a generator
matrix that detects all the required error events, and design the constrained PC
code accordingly.
Figures 5.3 and 5.4 illustrate the BER performance of the system with the
rate 2/3 code, rate 9/13 code, and the new constrained PC codes, at nominal



















1  2/3 code, w/o parity
2  9/13 code, w/o parity
3  66/97 code (9/13 code & 12/19 code)
4  135/198 code (9/13 code & 9/16 code)
5  277/406 code (9/13 code & 7/16 code)
Figure 5.3: BER performance with various codes, Ωu = 0.5.
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density and high density, respectively. From Figure 5.3, we observe that compared
to the performance of the system with the rate 2/3 code and without parity
(Curve 1), the rate 9/13 code without parity (Curve 2) gives a gain of 0.5 dB
at BER = 10−5, due to its higher code rate. Compared to the rate 9/13 code
without parity, the new single-bit PC code (Curve 3) gives no significant gain,
since it cannot detect the error event ±{2, 0,−2}. The new 2-bit PC code (Curve
4), however, achieves a gain of 1 dB over the rate 9/13 code, since it can detect
the error event ±{2, 0,−2}. Using the new 4-bit PC code (Curve 5), around
0.5 dB gain is obtained over the 2-bit PC code. The reason is that it can detect
all the dominant error events. Overall, the new constrained 4-bit PC code gains
2 dB over the system with the rate 2/3 code and without parity. At Ωu = 0.375,



















1  2/3 code, w/o parity
2  9/13 code, w/o parity
3  66/97 code (9/13 code & 12/19 code)
4 135/198 code (9/13 code & 9/16 code)
5  277/406 code (9/13 code & 7/16 code)
Figure 5.4: BER performance with various codes, Ωu = 0.375.
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observe from Figures 5.4 that compared with the results at nominal density,
the performance gains of PC codes are more modest. As indicated in Section
3.5.3, this is due to the reason that at high density there are many non-dominant
error events, which are long events with small probabilities. These events cause
difficulties for both error detection and correction. According to Figure 5.4, the
new 4-bit PC code achieves an overall performance gain of 1.5 dB at high density.
5.7 Conclusions
In this chapter, a general and systematic code design technique has been proposed
for constructing capacity-approaching constrained PC codes, which can detect
any type of dominant error events or error event combinations in optical recording
systems. The parity-check constraint corresponds to linear systematic binary PC
codes. The modulation constraint can be any practical d constraint (i.e. d = 1
and d = 2). Approaches have been proposed to design the code in NRZI format
and NRZ format. Designing the codes in NRZ format is found to be preferable.
Using the proposed method, various new codes for different optical recording
systems can be designed. Application of this technique to other recording systems
is straightforward. Examples of several new codes have been illustrated, and
their BER performances have been evaluated. Simulation results show that the
new d = 1 constrained 4-bit PC code can detect all the dominant error events.
Compared to the rate 2/3 code without parity, it achieves a performance gain of





Media noise is the dominant noise in high-density optical recording systems [79, 1].
Being correlated, data-dependent, and non-stationary in nature, the media noise
seriously degrades the performance of channel detectors and post-processors that
are designed for stationary additive, white and Gaussian noise (AWGN) [65, 106].
In this chapter, our study is focused on equalization and detection, parity-check
(PC) coding and post-processing for high-density optical recording systems with
media noise.
The original contributions in this chapter are as follows.
• We first propose two novel modifications to the channel detector to combat
media noise: i) monic constrained minimum mean square error (MMSE)
based equalization with media noise considerations, and ii) a modified
Viterbi detector (VD) accounting for data-dependent noise variance. The
proposed modifications provide significant performance gain over the con-
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ventional detection approaches that are designed for AWGN. Moreover,
they are simple and can be easily incorporated into existing partial response
maximum likelihood (PRML) systems.
• A data-dependent post-processing scheme is further proposed for error cor-
rection, which has been found to provide better performance than the con-
ventional matched-filtering type post-processors [23, 27, 15, 86, 49, 16].
• Simulation results show that the developed PC coding and post-processing
scheme achieves an overall performance gain of more than 11 dB at high
media noise levels.
This chapter is organized as follows. In Section 6.1, we start with an overview
of existing detection schemes to combat media noise. The proposed modifications
to the channel detector are presented in Section 6.2. The PC coding and data-
dependent post-processing schemes for media noise channels are presented in
Section 6.3. The chapter is concluded in Section 6.4.
6.1 Introduction
Several approaches have been proposed in the literature to deal with the degra-
dation in the detector’s performance due to media noise. In [65], the effect of
various constraints on the PR target is studied for channels with jitter media
noise, and the superiority of the monic constraint over other constraints is re-
ported. The maximum-likelihood sequence detector (MLSD) for media noise
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channels is derived in [47], under the assumption that the noise can be modeled
as a data-dependent finite-order Markov process1. The resulting detector is es-
sentially a VD that incorporates data-dependent noise prediction in its branch
metric calculation. In [66], the same detector structure has been derived from
the data-dependent noise prediction viewpoint. The data-dependent branch met-
ric calculation has also been used by the soft-output post-processor proposed in
[87], to correct dominant error events at the output of a conventional VD. These
methods have been shown to significantly improve the performance, however, at
the expense of a significant increase of computational complexity. This is because
the conditional statistics of media noise depend on a large span of the input data,
which leads the requirement of a large bank of noise-whitening filters whose co-
efficients depend on the input data and a considerable increase in the size of VD
trellis.
In summary, most of the reported detection approaches are proposed for mag-
netic recording systems, and very little work has been done for the design of detec-
tors for optical recording channels with media noise, whose channel characteristics
and code constraints are significantly different from those of magnetic recording
systems. There is also no reported work on PC coding and post-processing for
optical recording channels with media noise.
In this chapter, we develop advanced reception schemes for PC coded optical
recording channels with media noise. As the first step, two novel modifications
1In a strict sense, the media noise cannot be described as a Markov process [66], and the
detection approach proposed in [47] is still sub-optimal.
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to the channel detector are proposed to combat media noise. Based on the media
noise model proposed in Section 2.3, we first derive an analytical approach for
jointly designing the PR target and equalizer, based on the MMSE criterion with
monic constraint, taking into account the data-dependence property of the media
noise. Simulation results show that this approach provides substantial perfor-
mance gain compared to the case where the equalizer and target are designed
without considering the media noise. To further account for the data-dependent
nature of the media noise, while keeping the increase in complexity minimal, we
propose a modified VD which changes the noise variance in its branch metrics
depending on the input data. Simulation results show that the modified VD
provides better performance than the conventional VD.
As the second step, we develop PC coding and post-processing schemes based
on the proposed detection approach. In particular, the dominant error events
at the output of the channel detector are characterized, suitable constrained PC
codes are chosen for error detection, and a data-dependent post-processing scheme
is developed for error correction.
6.2 Detection for Media Noise Channels
6.2.1 Monic Constrained MMSE Equalization
In this section, we present an analytical approach for jointly designing the channel
PR target and equalizer, based on the media noise model presented in Section
2.3. We choose to use the monic constrained MMSE design criterion, since the
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monic constraint has good noise whitening ability.
Figure 6.1 shows the block diagram of an optical recording channel with
electronic noise nk and media noise γk, and the PRML receiver. The media noise




himk−i = hTmk, (6.1)
where h = [h0, h1, . . . , hLh−1]
T is the channel symbol response (as defined in Chap-
ter 2) of length Lh, and mk = [mk,mk−1, . . . ,mk−Lh+1]




responds to the fluctuations in the reflectivity of the crystalline marks as defined
in Section 2.3. Since ak and εk are mutually uncorrelated, the autocorrelation of
mk can be given by



















σ2ε , k = l
0, k 6= l.









giak−i = gTak, (6.4)
ek = qk+m0 − ck = wTyk+m0 − ck, (6.5)
where yk are equalizer input samples, g = [g0, g1, . . . , gLg−1]
T is the PR tar-
get of length Lg, w = [w0, w1, . . . , wLw−1]
T is the equalizer of length Lw, ak =
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Figure 6.1: Optical recording channel with electronics noise and media
noise, and the PRML receiver.
[ak, ak−1, . . . , ak−Lg+1]
T , yk = [yk, yk−1, . . . , yk−Lw+1]
T , and m0 is the delay intro-










] is a Lw×Lw autocorrelation matrix of yk,A = E[akaTk ]
is a Lg × Lg autocorrelation matrix of ak, and P = E[yk+m0aTk ] is a Lw × Lg
cross-correlation matrix between yk and ak. Since ak, γk and nk are mutually
uncorrelated, the (i,j)th elements of these matrices can be calculated as
Ri,j = E [yk+m0−iyk+m0−j] = E [yk−iyk−j]
= E
[(
hTak−i + γk−i + nk−i
) (










h+ E [nk−ink−j] , (6.7)
Ai,j = E [ak−iak−j] , (6.8)
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Pi,j = E [yk+m0−iak−j] ,
= E
[(




= hTE [ak+m0−iak−j] . (6.9)
Note that compared to the case of monic constrained MMSE equalization with





while matrices A and P remain the same.
The monic constraint of PR target can be specified as
gT i = 1, i = [1, 0, . . . , 0]T . (6.10)
By applying the Lagrange multiplier method [3], we obtain the optimum PR









iT (A−PTR−1P)−1 i , (6.13)
with ξmin being the resulting minimum MSE.
6.2.2 Viterbi Detection with Data-Dependent Noise
Variance
In the previous section, in designing the optimum equalizer and target, we ac-
counted for the presence of media noise by modifying the underlying correlations
as in (6.7)∼(6.9). In this section, we modify the VD to further account for the
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data-dependent nature of the media noise. This is done by changing the branch-
metric computation in VD in view of the fact that the noise variance at the VD
input changes with data patterns for media noise channels.
The principle of the modified VD is as follows. We assume that the total
noise {ek} at the input of VD, which consists of the equalized electronics noise,
equalized media noise and residual intersymbol interference (ISI), to be a sequence
of independent Gaussian random variables. Furthermore, the variance σ2e(dk) of
each ek depends on the input data pattern dk = [ak+I2 , ak+I2−1, . . . , ak−I1 ]
T , with
I1 and I2 being nonnegative integers. Therefore, the joint probability density
function (pdf) of the VD input samples q = [q1, q2, . . . , qN+Lg−1]
T , conditioned
on the input bit sequence a = [a1, a2, . . . , aN ]















i=0 giak−i is the reconstruction of the signal part of qk based on the
assumed data sequence a. According to the MLSD criterion [29], we need to find
a particular a such that pq(q|a) is maximized over all possible data sequences.













instead of (qk − q˜k)2 in the conventional VD.
To implement the modified VD, the data-dependent noise variance σ2e(dk)
needs to be computed. For the system shown in Figure 6.1, we have
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= pTmk+m0︸ ︷︷ ︸
equalized media noise







i=0 hiwk−i is the equalized channel response with length Lp =
Lh + Lw − 1, and uk = pk − g′k is the residual ISI channel with
g′k =

0, 0 ≤ k ≤ m0 − 1
gk, m0 ≤ k ≤ m0 + Lg − 1
0, m0 + Lg ≤ k ≤ Lp − 1.
(6.16)








































= uTE [ak+m0|dk] . (6.19)
All the above conditional expectations can be calculated from the knowledge
of the data pattern dk, the autocorrelation function of the input data ak, and the
autocorrelation and conditional autocorrelation functions of the media noise mk.
In particular, the conditional autocorrelation of E [mimj|ai, aj], with k − I1 ≤
i, j ≤ k + I2, is given by























2σ2ε , i = j,
0, i 6= j.
The choice of I1 and I2 for defining the data pattern dk is a trade-off between
the performance gain and computation complexity. In this work, we set I1 =
Lg − 1 and I2 = 0. This ensures that the modified branch-metric can be easily
incorporated into conventional VD without increasing the trellis size.
6.2.3 BER Simulation Results
In this part, we illustrate the improvement in BER performance achieved due to
the detector modifications presented in Sections 6.2.1 and 6.2.2. The conventional
detection approaches selected for comparison are designed without considering
media noise, i.e. MMSE equalization with the central taps of the channel symbol
response taken as the PR target (legend: central 5-tap MMSE) or MMSE equal-
ization with monic constraint (legend: conv. monic MMSE), with the detector
being the conventional VD which assumes the total noise ek at its input as white
Gaussian and data-independent. The target length is 5 for all the approaches.
The new approaches are denoted ‘prop. monic MMSE’ (i.e. MMSE equalization
accounting for media noise [Section 6.2.1] and conventional VD), and ‘modified
VD’(i.e. monic MMSE equalization of Section 6.2.1 combined with the modified
branch-metric VD of Section 6.2.2).
We take two different normalized variances of disc reflectivity fluctuations
(in the user bandwidth), i.e. ∆˜ε = 2% and ∆˜ε = 3%, as examples to study the
6.3 PC Codes and Post-processing for Media Noise Channels 147
performance. The normalized cut-off frequency is Ωu = 0.375. The corresponding
BER performances are illustrated in Figure 6.2.
From Figure 6.2, we observe that the new detection approaches provide sig-
nificant performance gain over the conventional detection approaches. Further-
more, the gain increases with increase in media noise power. In particular, with
∆˜ε = 2%, the ‘prop. monic MMSE’ outperforms the ‘conv. monic MMSE’ by
more than 1 dB at BER = 10−4. The modified VD provides an additional 0.5 dB
gain. The performance gains become very significant in the case of ∆˜ε = 3%. In
this case, the ‘prop. monic MMSE’ achieves a gain of more than 5 dB compared
to ‘conv. monic MMSE’, at BER = 10−4. The additional gain provided by mod-
ified VD is more than 2 dB. Thus, as the amount of media noise increases, the
proposed detector modifications help to significantly delay the error floor caused
by media noise.
6.3 PC Codes and Post-processing for Media
Noise Channels
In this section, we develop PC codes and post-processors for high-density op-
tical recording channels with media noise. The PC coding and post-processing
are implemented based on the modified VD approach, which outperforms other
detection approaches as shown in the previous section.
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(a)





















1  9/13 (1,18) code, central 5−tap MMSE
2  9/13 (1,18) code, conv. monic MMSE 
3  9/13 (1,18) code, prop. monic MMSE 
4  9/13 (1,18) code, modified VD
(b)





















1  9/13 (1,18) code, central 5−tap MMSE
2  9/13 (1,18) code, conv. monic MMSE
3  9/13 (1,18) code, prop. monic MMSE
4  9/13 (1,18) code, modified VD
Figure 6.2: BER performance comparison of various detection approaches,
without parity-check (PC) codes, at Ωu = 0.375. (a) ∆˜ε = 2%; (b) ∆˜ε = 3%.






































user SNR = 17dB (BER = 6.8093 × 10−4)
user SNR = 19dB (BER = 1.8893 × 10−4)






































user SNR = 19dB (BER = 6.4983 × 10−4)
user SNR = 22dB (BER = 1.7910 × 10−4)
user SNR = 27dB (BER = 2.9916 × 10−5)
Figure 6.3: Histogram of dominant error events, without parity-check (PC)
codes, at Ωu = 0.375. (a) ∆˜ε = 2%; (b) ∆˜ε = 3%.
6.3.1 Parity-Check Codes
Prior to designing PC codes and post-processors, the dominant error events at the
output of VD need to be determined. For the modified VD approach, the dom-
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inant error events turn out to be ±{2}, ±{2, 0,−2} and ±{2, 0,−2, 0, 2, 0,−2}.
The histograms of error event distributions with ∆˜ε = 2% and ∆˜ε = 3%, ob-
tained from simulations based on a total of 104 error events, are illustrated in
Figures 6.3(a) and (b), respectively. As expected, the error event distribution for
the low media noise case of ∆˜ε = 2% is more similar to that of the AWGN case
shown in Figure 3.4(b). For the case with a high media noise power of ∆˜ε = 3%,
the probability of the single-bit error event is much larger, and the probability of
the event ±{2, 0,−2} is much smaller than that with AWGN. Furthermore, the
probability of the other error events is also smaller. These characteristics enable
less mis-corrections of the post-processor and much higher performance gain from
PC coding and post-processing. In addition, for both cases, there are lesser types
of dominant error events. Referring to Table 3.2 of Chapter 3, we conclude that
by applying 2 or more parity bits, we can detect all the dominant error events.
6.3.2 Data-Dependent Post-Processing
We have proved in Chapter 3 that for channels with AWGN, both the MAP and
ML based post-processing can be implemented by using a simple matched-filtering
type post-processor. However, this post-processor is no longer optimum in the
presence of media noise. In this section, we propose a ML based post-processing
scheme to account for the data-dependence of the noise variance.
According to Section 3.3.1, the ML based decision rule for post-processing
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can be expressed as
eˆ = argmax
eji
p(q | eji , aˆ), (6.21)
where p(q | eji , aˆ) is the pdf of the VD input samples q conditioned on the detected
bits aˆ = [aˆ1, aˆ2, · · · , aˆN ]T and an assumed error event eji of length Lje and type j,
starting at position i, with i = 1, 2, · · · , N −Lje+1. Using the same assumptions





































l=0 gl(aˆk−l + e
j
i,k−l) are the re-constructed VD input samples
based on eji , and d˜
j
k,i = dˆk + e
j
i , with dˆk = [aˆk+I2 , aˆk+I2−1, . . . , aˆk−I1 ]
T . In (6.22),





with d˜jk,i for media noise channels, and therefore cannot be dropped from the cost
function.
The proposed data-dependent post-processing scheme is summarized as fol-
lows.
(1) For each of the dominant error events, determine all valid starting posi-
tions of the event so that both the syndrome criterion and the d = 1 criterion














for each error event in
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the set of candidate error events. The error event with the minimum distance is
determined as the most likely event.
We remark here that the remedy scheme developed in Section 3.4.2 for cor-
rection of boundary error events applies to the data-dependent post-processor
as well. Further, in principle, the above data-dependent post-processing scheme
can also be generalized for multiple-error-event correction. However, this may
result in prohibitive computational complexity. Therefore, low-complexity sub-
optimum schemes have to be developed, which is beyond the scope of this thesis.
6.3.3 BER Simulation Results
We now present simulation results on media noise channels with PC codes and
post-processing. We perform the simulations for ∆˜ε = 2% and ∆˜ε = 3%, with
Ωu = 0.375. For media noise channels, as stated in Section 6.3.1, PC codes with
2 or more parity bits can detect all the dominant error events. Therefore, we
use the rate 135/198 2-bit constrained PC code, designed in Chapter 5, and the
corresponding generator polynomial is g(x) = 1+x+x2. The BER performances
for different media noise powers are illustrated in Figure 6.4.
In the figures, Curves 1 to 4 illustrate various detectors’ performances with-
out PC codes and post-processing. They are the same as those in Figure 6.2, and
are used here as references. The PC coding and post-processing are applied only
in the modified VD case, since it outperforms other detection approaches. For the
ease of comparison, the performances of two types of post-processing schemes have
been evaluated, which are the conventional matched-filtering type post-processor
6.3 PC Codes and Post-processing for Media Noise Channels 153
(a)























61  9/13 (1,18) code, central 5−tap MMSE
2  9/13 (1,18) code, conv. monic MMSE
3  9/13 (1,18) code, prop. monic MMSE
4  9/13 (1,18) code, modified VD
5 135/198 code, w g(x)=1+x+x2, modified VD, MF−PP
6 135/198 code, w g(x)=1+x+x2, modified VD, DD−PP
(b)























1  9/13 (1,18) code, central 5−tap MMSE
2  9/13 (1,18) code, conv. monic MMSE
3  9/13 (1,18) code, prop. monic MMSE
4  9/13 (1,18) code, modified VD
5 135/198 code, w g(x)=1+x+x2, modified VD, MF−PP
6 135/198 code, w g(x)=1+x+x2, modified VD, DD−PP
Figure 6.4: BER performance of modified VD with parity-check (PC) code
and different post-processors, at Ωu = 0.375. (a) ∆˜ε = 2%; (b) ∆˜ε = 3%.
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(legend: MF-PP), and the proposed post-processor with data-dependent noise
variance (legend: DD-PP). The resulting performances are illustrated by Curves
5 and 6, respectively. Note that the 4-bit constrained PC code (i.e. the rate
277/406 code designed in Chapter 5) has been found to achieve similar perfor-
mance as the 2-bit PC code, and hence its performance is not shown in the
figures.
Observe that in conjunction with the 2-bit PC code, both post-processors
achieve significant performance gains over the systems without PC codes. Fur-
thermore, the data-dependent post-processor provides much better performance
than the conventional matched-filtering type post-processor. The performance
gains increase with increase in media noise power. With ∆˜ε = 2%, the PC
code with the MF-PP achieves more than 1 dB improvement over the modified
VD without PC codes, at BER = 3 × 10−5. The corresponding gain of DD-
PP is more than 2 dB. The performance gains with ∆˜ε = 3% are significantly
larger. Compared to the modified VD without PC codes, the performance im-
provements of the two post-processors are more than 2 dB and 4 dB, respectively,
at BER = 3 × 10−5. If we compare with the conventional detection approaches
without PC codes (i.e. Curves 1 and 2), the overall performance gain is larger
than 11 dB, at BER = 10−4.
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6.4 Conclusion
In this chapter, we have investigated the application of PC codes and post-
processing for high-density optical recording channels with media noise. As the
first step, we proposed two novel modifications to the channel detector, namely,
the monic constrained MMSE equalization taking into account the media noise,
and the modified VD with data-dependent noise variance. Simulation results show
that these approaches provide significant performance gain over the conventional
detection approaches where target and equalizer are designed without considering
the media noise. Furthermore, they are simple and can be easily incorporated
into existing PRML systems. As the second step, the dominant error events of
the proposed detection approach have been found, and suitable PC codes have
been chosen for error detection. Furthermore, a data-dependent post-processing
scheme has been proposed for error correction. It outperforms the conventional
matched-filtering type post-processors by accounting for the data-dependence of
the media noise variance. Furthermore, as the amount of media noise increases,
the proposed detector modifications, PC coding and post-processing scheme help
to significantly delay the error floor caused by media noise, and provide much
larger performance gains. Compared to the system designed without considering
media noise and without PC codes, the overall performance gain of the developed
scheme is more than 11 dB at BER = 10−4, at high media noise levels.
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Chapter 7
Performance Analysis with Error
Correction Code
In this chapter, our study is focused on doing the performance analysis of the
developed parity-check (PC)-code-based optical recording systems, taking into
account the error correction code (ECC). The byte error rate (ByER) at the
input of the Reed-Solomon (RS)-ECC decoder, as well as the ECC failure rate
(EFR) are evaluated.
The original contributions in this chapter are as follows.
• We generalize the multinomial and block multinomial methods, which are
used for estimating the failure rate of non-interleaved RS-ECC, to the inter-
leaved case, for constrained codes without and with parity. We demonstrate
the accuracy of these semi-analytical approaches using simulation results.
• Our analysis on EFR of PC coded systems shows that in the non-interleaving
case, the performance of constrained PC codes lags behind that of con-
strained codes without parity, due to the long error bursts caused by the
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mis-corrections of the post-processor.
• Interleaving can effectively spread these long error bursts into different inter-
leaves and enable the constrained PC codes to outperform the constrained
codes without parity. Optimum interleaving degrees have been found for
various codes without and with parity.
• It is observed that with optimum interleaving degrees, the 4-bit PC code
outperforms the 2-bit code, since it can correct more errors on the average.
This chapter is organized as follows. An introduction to the analysis of the
PC-code-based reception techniques at the ECC level, together with the descrip-
tion of the overall recording system model are given in Section 7.1. The ByER
evaluation of the PC-code-based system is presented in Section 7.2. In Section
7.3, semi-analytical approaches for analyzing the EFR are presented. In Section
7.4, the EFRs of the system are presented. Finally, concluding remarks are given
in Section 7.5.
7.1 Introduction
The performance of data storage systems is usually measured by bit error rate
(BER) at the output of the channel detector (or the inverse precoder) or ByER
at the output of the constrained decoder. The BER and ByER, however, do not
give a complete picture of the performance while comparing different coding and
detection schemes. Referring to Figure 1.1, since the user data is first encoded by
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the ECC encoder, the EFR serves as the ultimate measure of the data recovery
performance. For data storage systems, the EFR is typically in the range of
10−12 ∼ 10−15, and this makes the estimation of EFR by the direct count approach
(i.e. computer simulations) impractical. Therefore, development of analytical or
semi-analytical methods for estimating the EFR becomes necessary.
In recent years, there have been several papers on post-ECC analysis of the
PC-code-based detection approaches for magnetic recording systems. In [27, 15,
86], a semi-analytical approach based on the multinomial model has been used to
evaluate the EFR. These studies focus on a three-way interleaved RS code which
can correct up to t = 5 symbol errors per codeword. In [27, 15], it is shown
that although multiple-bit PC codes outperform single-bit PC code in BER, they
perform no better or worse than the single-bit PC code in terms of EFR. A
block multinomial model has been further proposed in [49], which provides better
estimation of the EFR of PC coded systems without interleaving. For optical
recording systems, whose ECC configurations as well as code constraints [70, 17,
45] differ significantly from those of magnetic recording systems, no report has
been found on the analysis of EFR.
In Chapters 3 to 6, we evaluated the performance of the new codes and
detection schemes in terms of BER, for high-density blue laser disc systems. In
this chapter, we include ECC into the study, and investigate the EFR of the
system.
A block diagram of a PC-code-based optical recoding system is shown in




























Figure 7.1: Block diagram of optical recording system with ECC and con-
strained parity-check (PC) code.
of Figure 3.1, with ECC being taken into consideration. Our study focuses on a
RS [248, 216] code with 8-bit/symbol (byte), since it serves as the key constituent
of the ECC configuration for BD [70]. We use channels with additive, white and
Gaussian noise (AWGN) as an example to analyze the EFR of PC coded systems.
Applying a similar analysis to media noise channels is straightforward. However,
for the sake of keeping the presentation simple, brief and clear, we do not consider
media noise in this chapter.
During the performance comparison among different constrained codes with-
out and with parity, as what has been done in Chapters 3 to 6 for the case without
ECC, we always kept the user density the same, and changed the channel density
to account for the different code rates. However, as described in Section 2.2, when
ECC is included in the study, its code rate needs to be included while defining
R and Ω˜u. In this chapter, the study focuses on a fixed RS [248, 216] code and
7.2 Byte Error Rate of PC Coded Systems 160
a high recording density. Therefore, we obtain Ω˜u = 0.375/(216/248) = 0.43. In
addition, by including the code rate of RS-ECC in the ‘user signal-to-noise ratio
(SNR)’ defined by (2.19) and (2.22), its impact on the SNR definition has been
taken into account.
7.2 Byte Error Rate of PC Coded Systems
Before analyzing the ECC performance, it is necessary to investigate the ByER of
the PC coded system at the input of the RS-ECC decoder. Compared with BER
at the output of the VD and post-processor, the ByER accounts for the impact
of the inverse-precoder and the constrained decoder on the system performance.



















1  2/3 code, w/o parity
2  9/13 code, w/o parity
3  66/97 code, w g(x)=1+x
4 135/198 code, w g(x)=1+x+x2
5  277/406 code, w g(x)=1+x+x4
Figure 7.2: ByER performance with various constrained PC codes, Ω˜u =
0.43.
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Figure 7.2 illustrates the ByER of various constrained PC codes designed in
Chapter 5, at the input of the [248, 216] RS decoder. The ByER is evaluated
at a high recording density of Ω˜u = 0.43. Compared with the BER shown in
Figure 5.4, the relative performances of various codes remain the same. This
shows that the error propagation in the decoders of the designed constrained PC
codes is as limited as that of the rate 9/13 code. This is due to the reason that
all the codes are designed using the same finite-state encoding method, which
results in a minimum look-ahead of one codeword during decoding. Note that
the ByER of the 4-bit PC code (Curve 5) is smaller that that of 2-bit PC code
(Curve 4), since the latter cannot detect the dominant error event±{2, 0,−2, 0, 2}
(see Table 3.2). Further, since the performance of the rate 9/13 code (Curve 2)
is better than that of the rate 2/3 code (Curve 1) and the single-bit PC code
(Curve 3), the latter two codes are not included in the following sections while
evaluating the EFR. In addition, we remark that for all the constrained codes
under study (i.e. the rate 9/13 code, the 2-bit and 4-bit PC codes), the sizes of
their input symbols are not 8 (or multiple of 8) bits. The mismatch of symbol
sizes between the constrained codes and RS-ECC results in error propagation.
By using sufficiently large degree of interleaving, this error propagation can be
minimized. Alternatively, this error propagation can be avoided by using the
‘modified concatenation’ scheme [9, 43, 26].
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7.3 Semi-Analytical Approaches for Analyzing
EFR
7.3.1 Multinomial Model
Several analytical approaches are described in the literature for estimating the
RS-ECC’s failure rate [27, 104, 10]. Among these approaches, the multinomial
model proposed in [27] has been found to be simple and efficient, and it has been
used widely for RS-ECC’s failure rate evaluation [15, 86, 85]. In this model, it
is assumed that consecutive byte errors at the RS decoder input are caused by
independent error events. Therefore, the number of consecutive byte errors in a
received RS codeword can be modeled by a multinomial distribution. The EFR
is calculated by adding the probabilities that sufficient number of error events
occur leading to t+1 or more byte errors in a RS codeword. For the case without










where n is the RS codeword size in symbols, xk’s are positive integers such that∑l
k=0 xk = n, and l is the maximum length of consecutive byte errors within a RS
codeword. Here,
∑l
k=0 pk = 1, where pk = Pr(xk) is the probability of consecutive
k byte errors (with 1 ≤ k ≤ l), and p0 = 1 −
∑l
k=1 pk is the probability of a
byte without any error. Through computer simulations, it is easy to estimate pk,
based on which Pf can be obtained.
In [49], a computationally more efficient method has been proposed to cal-
7.3 Semi-Analytical Approaches for Analyzing EFR 163
culate Pf . It uses a polynomial
p(D) = p1D + p2D
2 + · · ·+ pkDk + · · ·+ plDl, (7.2)






j!(n− j)! , (7.3)
where pj,t+1 is the probability of having j error events which lead to t+1 or more
byte errors in a RS codeword. Here, jmax = 2t is a truncation parameter, beyond
which pj,t+1 is negligible. The value of pj,t+1 can be computed in a recursive
manner. It is illustrated by Figure 7.3. The accuracy of (7.3) is the same as
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Figure 7.3: Flow chart to compute pj,t+1.
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7.3.2 Block Multinomial Model
In the multinomial model, it is assumed that the consecutive byte errors are
caused by independent error events. For systems with PC codes and post-
processing, such an assumption may not be accurate, since it does not account
for the dependence of byte errors due to the mis-correction of the post-processor.
In [49], a block multinomial model is proposed, which defines byte errors on a PC
codeword basis, and consecutive PC codewords are considered to be independent.
The block multinomial model is based on the polynomial
q(D) = q1D + q2D
2 + · · ·+ qkDk + · · ·+ qrDr, (7.4)
where qk is the probability of receiving a PC codeword with k byte errors at the
output of the constrained decoder, and r is the maximum number of byte errors






0 · qj,t+1 ·
Npc!
j!(Npc − j)! , (7.5)
where Npc = bns c is the number of PC codewords in each ECC codeword, s is the
number of symbols in each PC codeword, and q0 = 1−
∑r
j≥1 qj.
7.3.3 Accuracy Analysis for Non-Interleaved ECC
In this part, we verify the above described multinomial methods for the developed
PC coded systems, with non-interleaved RS-ECC. We found that at reasonable
SNRs (e.g. 14 ∼ 16 dB), it is not feasible to estimate the failure rate of the RS
[248, 216] code (t = 16) using the direct count approach, since the corresponding
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failure rates are lower than 10−4 (see Figure 7.8), and obtaining such low EFRs
needs excessively large simulation times. Therefore, we use a RS [248, 238] code
(byte-oriented), which has a weaker error correction power of t = 5, to do the
verification. This is based on the fact that the principle used by (7.1), (7.3)
and (7.5) to compute the EFR Pf (i.e. Pf corresponds to the probabilities that
sufficient number of error events occur leading to t + 1 or more byte errors in
a RS codeword) applies equally well to any t. That is, for a given system, the
value of t does not influence the accuracy of the EFR given by (7.1), (7.3) and
(7.5). This fact has also been corroborated in [49]. For the same reason, this
RS code is also used in Section 7.3.5, to analyze the accuracy of the failure rate
estimation for interleaved RS-ECC. For the RS [248, 238] code, the value of Ω˜u is
taken as Ω˜u = 0.375/(238/248) = 0.39 in the performance evaluation. For a given
constrained code, Ω˜u = 0.39 with the RS [248, 238] code will result in the same
Ωc as the case of Ω˜u = 0.43 with the RS [248, 216] code. Therefore, this helps to
keep the error events that occur at the input of the RS [248, 238] decoder to be
the same as those occur at the input of the RS [248, 216] decoder, and facilitates
an easy verification of the multinomial methods. Similar approaches can be found
in [49].
The comparison of EFRs obtained from the multinomial methods and from
the direct count approach is shown in Figure 7.4, for without and with PC codes.
For the multinomial methods, the byte error statistics (i.e. the probabilities pk
and qk in (7.2) and (7.4)) are estimated based on a total of 10
4 byte errors. For
the direct count approach, at least 100 ECC error codewords are collected for
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every estimation of the EFR. Observe that for the rate 9/13 code without parity,
the EFRs estimated by the multinomial method (Curve 2) match those obtained
from the direct count approach (Curve 1) very well. For the 4-bit PC code,
however, the EFRs obtained from the multinomial method (Curve 4) have a bias
of about 1 dB at EFR = 5 × 10−4. This will lead to underestimating the EFRs
for the case with PC. On the other hand, by using the block multinomial method
(with s = 35 and Npc ≈ 7) to account for the dependence of byte errors within a
PC codeword, we obtain EFRs (Curve 5) which are very close to those obtained
from the direct count (Curve 3). It has been found that the block multinomial
method (with s = 17 and Npc ≈ 14) (Curve 7) provides accurate estimation of
























1  9/13 code, w/o parity (Direct count)
2  9/13 code, w/o parity (Multinomial)
3  277/406 code, w g(x)=1+x+x4 (Direct count)
4  277/406 code, w g(x)=1+x+x4 (Multinomial)
5  277/406 code, w g(x)=1+x+x4 (Block multinomial)
6 135/198 code, w g(x)=1+x+x2 (Direct count)
7 135/198 code, w g(x)=1+x+x2 (Block multinomial)
Figure 7.4: Comparison of failure rate evaluation methods for non-
interleaved ECC, with RS [248, 238] code and Ω˜u = 0.39.
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EFRs for the 2-bit PC code (Curve 6) as well.
In addition, at SNRs that are sufficiently low (e.g. lower than 14 dB) so that
the corresponding EFRs are larger than 10−4 and the direct count approach is
feasible, we also verify the multinomial methods for the RS [248, 216] code with
t = 16. In particular, we use the rate 9/13 code without parity and the 4-bit
constrained PC code to verify the multinomial and block multinomial method,
respectively. As shown in Figure 7.5, the multinomial method (Curve 2) and
block multinomial method (Curve 4) provide accurate estimates on the EFRs
for the rate 9/13 code (Curve 1) and the 4-bit constrained PC code (Curve 3),
respectively.





















1  9/13 code, w/o parity (Direct count)
2  9/13 code, w/o parity (Multinormial)
3  277/406 code, w g(x)=1+x+x4 (Direct count)
4  277/406 code, w g(x)=1+x+x4 (Block multinormial)
Figure 7.5: Comparison of failure rate evaluation methods for non-
interleaved ECC, with RS [248, 216] code and Ω˜u = 0.43.
7.3 Semi-Analytical Approaches for Analyzing EFR 168
Therefore, in the following failure rate evaluations of non-interleaved RS-
ECC, we use the multinomial method for the case without PC, and use the block
multinomial method for cases with PC.
7.3.4 Generalized Multinomial/Block Multinomial
Methods
Interleaving is a useful tool to enhance the capability of ECC for correcting burst
errors [57, 101], which have been found to be dominant in high-density data
storage systems. A detailed introduction to interleaving is given in Appendix C.
In this section, we generalize the multinomial model and block multinomial model
for the case of interleaved ECC. The failure rate of interleaved ECC corresponds
to the probability that at least one of the ECC codewords in the interleaved
codewords array has more than t byte errors. Let Nsi denote the number of byte
errors in the ith interleave. In the presence of interleaving to a finite degree of α,
the EFR, PIf , can be computed as





with Pf (i) = Pr{Nsi > t}, for 1 ≤ i ≤ α. Note that in (7.6),
∑α
i=1 Pf (i) is an
upper bound of PIf , with the probabilities that more than t byte errors occur
simultaneously over several interleaves being ignored. With higher SNR and
larger t, these probabilities will be smaller and the bound will be tighter, and
vice versa [27]. As will be shown in the next section, for the systems studied in
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this thesis, we find that these probabilities are negligible and the bound given by
(7.6) is tight.
For the case without PC, we use the multinomial method for analyzing non-
interleaved RS-ECC. In the presence of interleaving, this method is used to obtain
the failure probability Pf (i) for the RS codeword in each interleave. Note that
for the interleaved case, in the polynomial p(D) = p1D+ p2D
2+ · · ·+ pkDk + · · ·
used for obtaining Pf (i), pk corresponds to the probability of having k consecutive
byte errors in each interleave.
To generalize the block multinomial model to the case of interleaved RS-
ECC with PC, we need to estimate qk of q(D) = q1D + q2D
2 + · · · + qkDk + · · ·
to obtain Pf (i) for the RS codeword in each interleave. However, for the case
with interleaving, qk should be the probability of receiving k byte errors in a
PC codeword within each interleave, the length of which is given by si = b sαc.
Consequently, Npc = b nsi c is used in (7.5) to compute Pf (i). That is, compared
with the case without interleaving, the generalized block multinomial method
differs in its way to estimate qk and the value of Npc in computing Pf (i).
7.3.5 Accuracy Analysis for Interleaved ECC
To analyze the accuracy of the proposed generalized multinomial/block multino-
mial methods, we compare the failure rates obtained from the generalized meth-
ods with those obtained from the direct count approach. At reasonable SNRs,
since the failure rates of the interleaved RS [248, 216] code are lower than 10−7
(see Figure 7.14), as in the case with non-interleaved ECC, we use the RS [248,
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238] code to do the verification. Note that in the case with interleaving, the EFR
bound given by (7.6) will be tighter for the t = 16 code than for the t = 5 code,
since the probabilities that more than t byte errors occur simultaneously over
several interleaves are smaller for the t = 16 code.
The comparison is done for the cases of without and with PC, and a wide
range of interleaving degrees. The results are shown in Figure 7.6, with a user
SNR of 14.5 dB.
In Figure 7.6, Curves 1, 3 and 5 (solid) indicate the EFRs obtained from the
direct count approach, associated with the rate 9/13 code, the 2-bit PC code,
and the 4-bit PC code, respectively. Curve 2 shows the estimated failure rates,





















1  9/13 code, w/o parity (Direct count)
2  9/13 code, w/o parity (Gen. multinomial)
3 135/198 code, w g(x)=1+x+x2 (Direct count)
4 135/198 code, w g(x)=1+x+x2 (Gen. block multinomial)
5  277/406 code, w g(x)=1+x+x4 (Direct count)




Figure 7.6: Comparison of failure rate evaluation methods for interleaved
ECC, with interleaved RS [248, 238] code, Ω˜u = 0.39, and user SNR =
14.5 dB.
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obtained from the generalized multinomial method for the rate 9/13 code. Curves
4 and 6 illustrate the failure rates of the 2-bit and 4-bit PC codes, estimated using
the generalized block multinomial method. Observe that the generalized methods
give very accurate estimation of the EFRs over various interleaving degrees, for
both cases without and with PC. It has been found that the generalized methods
provide similarly accurate estimation for other SNRs as well.
Furthermore, at sufficiently low SNRs and with a small interleaving degree
(e.g. α = 5), the failure rates of the RS [248, 216] code are larger than 10−4.
This enable us to evaluate the EFRs using the direct count approach, and use
the results to verify the generalized methods. We use the rate 9/13 code without
parity and the 4-bit constrained PC code to verify the generalized multinomial
and block multinomial method, respectively, for the RS [248, 216] code with
an α = 5-degree interleaving. The comparison between EFRs obtained from
the direct count approach and those obtained from the generalized methods are
shown in Figure 7.7. Observe that with SNRs higher than 13 dB, the generalized
multinomial and block multinomial methods provide very accurate estimates on
the EFRs for the rate 9/13 code and the 4-bit constrained PC code, respectively.
With SNRs lower than 13 dB, the EFRs obtained from the generalized methods
have a bias of less than 0.1 dB, at EFR = 10−1 ∼ 100. This is because when
the SNR is very low, there exists simultaneously more than t byte errors over
different interleaves. However, as SNR increases, the occurrence of such byte
errors decreases significantly, and becomes negligible for SNRs higher than 13 dB.
Therefore, in the following sections, we use the generalized multinomial and
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(a)





















1  9/13 code, w/o parity (Direct count)
2  9/13 code, w/o parity (Gen. multinormial)
(b)





















1  277/406 code, w g(x)=1+x+x4 (Direct count)
2  277/406 code, w g(x)=1+x+x4 (Gen. block multinormial)
Figure 7.7: Comparison of failure rate evaluation methods for interleaved
ECC, with RS [248, 216] code, α = 5, and Ω˜u = 0.43. (a) rate 9/13 code; (b)
rate 277/406 code.
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block multinomial methods to estimate the failure rates of the interleaved RS
[248, 216] code, for the cases without and with PC, respectively.
7.4 ECC Failure Rate of PC Coded Systems
7.4.1 Failure Rate With Non-Interleaved ECC
In Figure 7.8, we present the failure rates of the RS [248, 216] code obtained
using the multinomial methods, for the cases without and with PC. Observe that
the performance of the 2-bit PC code (Curve 2) lags behind the rate 9/13 code
(Curve 1) by around 0.8 dB at EFR = 10−14, and the 4-bit PC code (Curve 3) is


























1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4
Figure 7.8: Failure rates of non-interleaved RS-ECC, with various con-
strained PC codes and Ω˜u = 0.43.
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about 0.3 dB behind the 2-bit PC code.
Recall from Figure 7.4 that, with the RS [248, 238] code, the 2-bit PC code
outperforms the rate 9/13 code only at low SNRs. At high SNRs, both the 2-bit
and 4-bit PC codes are inferior to the rate 9/13 code. Furthermore, the 2-bit PC
code provides better performance than the 4-bit PC code.
The differences observed in the failure rate performances of the three cases are
due to the difference in their byte error statistics at the input of the RS decoder.
Figure 7.9 illustrates the probabilities of byte errors qk in (7.4) for different k,
for a user SNR of 15 dB. Observe that compared to the case of without PC,
the probabilities of short byte errors (i.e. 1-3 byte errors) decrease significantly
for cases with PC. This is another indication that the ByER for the 2-bit and
4-bit PC codes is smaller than that of the rate 9/13 code for a given SNR (see
Figure 7.2). However, the probabilities of long byte errors (i.e. larger than 3 byte
errors) are higher for cases with PC. These long byte errors are mainly caused by
the mis-corrections of the post-processors. While short byte errors can be easily
corrected by the RS codes, the existence of long byte errors severely degrades
the EFR. Furthermore, the larger the error correction capability t and higher the
SNR, the more severe will be the degradation in EFR due to long byte errors,
and vice versa.
In addition, as illustrated by Figure 7.9, compared to the 4-bit PC code,
the maximum length as well as the probabilities of long byte errors are smaller
for the 2-bit PC code. Therefore, the 2-bit PC code provides better failure rate
performance than the 4-bit code.
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q k Ωu=0.43, user SNR=15 dB
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x 10−3 Expanded view with qk restricted to 0~5*10
−3
9/13 code, w/o parity
135/198 code, w g(x)=1+x+x2
277/406 code, w g(x)=1+x+x4
q k
k
Figure 7.9: Probabilities of byte errors at the input of RS-ECC (non-
interleaved) decoder, with various constrained PC codes, Ω˜u = 0.43, and
user SNR=15 dB.
7.4.2 Failure Rate With Interleaved ECC
As shown in the previous section, in PC coding and post-processing based sys-
tems, the existence of long byte errors significantly degrades the EFR. Interleaving
is an efficient method to distribute long byte errors into multiple ECC codewords
and enhance the error correction capability of the ECC. In this section, we inves-
tigate the application of interleaving to PC coded systems to reduce the loss in
error correction capability of ECC due to long byte errors.
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Choice of Interleaving Degree α
To find the optimum interleaving degree α, we show in Figure 7.10 the failure
rates of interleaved RS [248, 216] code, as a function of α. The EFRs are obtained
using the generalized multinomial method for the case of without PC, and by the
generalized block multinomial method for the case of with PC. It can be seen that
the optimum interleaving degrees are 5, 17 and 36, for the rate 9/13 code, the
2-bit PC code, and the 4-bit PC code, respectively. Use of interleaving beyond
these degrees results in performance loss. Similar observations have been obtained
with the interleaved RS [248, 238] code as well (see Figure 7.6).
The above results can be explained by looking at the corresponding byte
error statistics within each interleave of the RS-ECC. Figures 7.11(a), (b) and
(c) illustrate the probabilities of byte errors within each interleave, for the rate
9/13 code, the 2-bit and 4-bit PC codes, respectively, for a user SNR of 15 dB.
For all the three codes, we observe the following. Firstly, interleaving causes the
probability of the single byte errors to increase significantly, and the probabili-
ties of more than one byte errors to decrease significantly. That is, interleaving
effectively breaks long byte errors into short byte errors within each interleaved
codeword. Secondly, for a sufficiently large α, all the long byte errors are con-
verted into single byte errors. Such a value of α is close to optimum. As shown in
Figure 7.11, applying interleaving beyond such an α will not make the probability
of single byte errors per interleave decrease. On the other hand, this will only
enlarge the size of the interleaved codewords array, and hence increase the overall
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1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4
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1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4




Figure 7.10: Effect of interleaving on ECC failure rate. (a) user SNR =
14.5 dB; (b) user SNR = 15 dB.
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failure rate of the interleaved code, according to (7.6).
Our study shows that for the case without PC, the optimum choice of α is
(a)
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Figure 7.11: Probabilities of byte errors within each interleave, with Ω˜u =
0.43 and user SNR=15 dB. (a) rate 9/13 code; (b) rate 135/198 code; (c)
rate 277/406 code.
associated with the maximum length of byte errors within each RS codeword.
For the case with PC and post-processing, the optimum α can be approximated
as the number of ECC-bytes per PC codeword, which is the maximum possible
number of byte errors within each PC codeword.
ECC Failure Rate Evaluation
In this part, we first evaluate the failure rates of RS [248, 216] code, using a fixed
interleaving degree, for the cases of without and with PC. Figures 7.12(a), (b)
and (c) illustrate the failure rates for α = 5, α = 17 and α = 36, respectively.
The results show the following. Firstly, with α = 5, the 2-bit PC code slightly
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outperforms the rate 9/13 code, while the 4-bit PC code lags behind the rate 9/13
code by about 0.2 dB at EFR = 10−16. Secondly, with α = 17, both PC codes
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1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4
(b)



























1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4
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(c)



























1  9/13 code, w/o parity
2  135/198 code, w g(x)=1+x+x2
3  277/406 code, w g(x)=1+x+x4
Figure 7.12: Failure rates of RS-ECC with different interleaving degrees,
for various constrained PC codes and Ω˜u = 0.43. (a) α = 5; (b) α = 17; (c)
α = 36.
outperform the rate 9/13 code. In particular, the 2-bit PC code gains 0.5 dB,
and the 4-bit PC code gains 0.4 dB. Thirdly, with α = 36, the 4-bit PC code
provides better performance than the 2-bit PC code and achieves a gain of around
0.7 dB over the rate 9/13 code. The final choice of α is a compromise between
the gain in EFR and the additional buffer space required and delay introduced
by interleaving.
Let us now compare the EFRs associated with different PC codes. Similar to
what have been found in [27, 15], our study also shows that for the case without
interleaving (see Figure 7.8) or with a relatively small α (e.g. α = 5, 17, as shown
in Figures 7.12(a) and (b)), the 2-bit PC code outperforms the 4-bit PC code.
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However, with a sufficiently large α (e.g. α = 36, as shown in Figure 7.12(c)),
the 4-bit PC code outperforms the 2-bit PC code. The above results can be
explained from the byte error statistics at the input of the RS decoder. The byte
error statistics of the two codes, in the case without interleaving, are available
in Figure 7.9. We further show in Figures 7.13(a), (b) and (c), the byte error
probabilities of the two PC codes, with α = 5, α = 17 and α = 36, respectively.
We observe from Figure 7.9 that in the case of no interleaving, the long byte
errors introduced by the 4-bit PC code are much longer and the corresponding
probabilities are much larger than that of the 2-bit PC code. That is, although
the 4-bit PC code corrects more errors on the average than the 2-bit PC code (as
shown by Figure 7.2), the post-processor of the 4-bit code produces more long
error bursts. Therefore, the 2-bit PC code provides better performance than the
(a)














=0.43, user SNR=15 dB
α=5
~
135/198 code, w g(x)=1+x+x2
277/406 code, w g(x)=1+x+x4
















=0.43, user SNR=15 dB
α=17
~
135/198 code, w g(x)=1+x+x2
















=0.43, user SNR=15 dB
α=36
~
135/198 code, w g(x)=1+x+x2
277/406 code, w g(x)=1+x+x4
Figure 7.13: Probabilities of byte errors within each interleave, with Ω˜u =
0.43 and user SNR=15 dB. (a) α = 5; (b) α = 17; (c) α = 36.
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4-bit code in terms of EFR. With a relatively small degree of interleaving (e.g.
α = 5, 17), as shown in Figures 7.13(a) and (b), the maximum length of the byte
errors as well as the byte error probabilities of the 4-bit code are still larger that
those of the 2-bit code, and hence its performance still lags behind the 2-bit code.
With a sufficiently large α (e.g. α = 36), all the long byte errors associated with
the 4-bit code are broken into single byte errors. The corresponding probability
is smaller than that of the 2-bit code, since the 4-bit code corrects more errors
on the average. As a result, the 4-bit PC code provides better performance than
the 2-bit code.
Finally, in Figure 7.14, we show the EFRs obtained when optimum interleav-
ing degrees are used. The interleaving degrees are taken as α = 5, α = 17 and
α = 36, respectively, for the rate 9/13 code (Curve 4), the 2-bit PC code (Curve
5) and 4-bit PC code (Curve 6). The failure rates of these codes for the case
of without interleaving (Curves 1, 2, 3) are also included for reference purpose.
The figure shows that with optimum degree of interleaving, a significant gain is
obtained for both cases of without and with PC. Moreover, the interleaving gain
for the case with PC is much larger than that without PC. In particular, the
interleaving gain at EFR = 10−16 is 1.75 dB for the rate 9/13 code, and 3 dB
and 3.3 dB, respectively, for the 2-bit and 4-bit PC codes. In the case of without
interleaving, the performance of constrained PC codes lags behind the rate 9/13
code due to the long byte errors introduced by post-processing. Through inter-
leaving, these long byte errors have been effectively broken into short byte errors
over different interleaves. This enhances the error correction capability of the
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RS-ECC, and results in a larger gain for the constrained PC codes. Furthermore,
the gain of the 4-bit PC code is larger than that of the 2-bit PC code, since it can
correct more errors on the average. In the case of with interleaving, compared
to the performance of the rate 9/13 code (with α = 5), the 2-bit PC code (with
α = 17) achieves a gain of 0.5 dB. The 4-bit PC code (with α = 36) outperforms
the 2-bit PC code and achieves around 0.6 dB improvement over the rate 9/13
code.
























1  9/13 code, w/o parity, w/o interleaving
2  135/198 code, w g(x)=1+x+x2, w/o interleaving
3  277/406 code, w g(x)=1+x+x4, w/o interleaving
4  9/13 code, w/o parity, α=5
5  135/198 code, w g(x)=1+x+x2, α=17
6  277/406 code, w g(x)=1+x+x4, α=36
~
Figure 7.14: Failure rates of RS-ECC with optimum interleaving degrees,
for various constrained PC codes and Ω˜u = 0.43.
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7.5 Conclusion
In this chapter, we have investigated the performance of PC-code-based systems,
with ECC taken into consideration. We have first evaluated the ByER at the in-
put of the RS decoder, and then analyzed the EFR of the system. In particular,
we have applied the multinomial and block multinomial methods to estimate the
failure rates of the non-interleaved RS-ECC, for the cases of without and with
PC, respectively. We further generalized the multinomial methods to the case of
interleaved RS-ECC. The accuracy of the developed methods has been demon-
strated by simulation results obtained from the direct count approach. Using the
developed semi-analytical approaches, we have evaluated the EFRs of PC coded
systems, for the cases of without and with interleaving. We have found that in
the case of without interleaving, the performance for the constrained PC codes
lags behind that for the constrained code without parity. This is mainly due
to the long byte errors caused by the mis-corrections of the post-processor. By
applying interleaving on the RS-ECC, these long byte errors can be effectively
broken into short byte errors over different interleaves. This improves the error
correction capability of the RS-ECC, and results in a larger gain for the con-
strained PC codes. We have found the optimum interleaving degrees for both
cases of without and with PC. With the optimum interleaving degrees, the 4-bit
PC code outperforms the 2-bit code, due to the reason that it can correct more
errors on the average. At a high recording density, compared to the rate 9/13
code without parity, the 2-bit PC code achieves a gain of around 0.5 dB, and the
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4-bit PC code gains 0.6 dB, at EFR = 10−16.
Finally, we remark that by applying certain repeated minimum transition
runlength (RMTR) constraint to the modulation code, we can prohibit the in-
put data patterns that support some of the dominant error events (e.g. the
±{2, 0,−2, 0, 2} event) of the system. This may enable both the 2-bit and 4-bit
PC codes to detect all the dominant error events. With appropriate interleaving
degrees, these two codes may achieve similar EFR performances. The RMTR
constraint can also eliminate some of the non-dominant error events of the sys-
tem. As discussed in Section 3.5.3, this will provide further gain for the PC
coded systems. However, compared to the rate 9/13 capacity-approaching d = 1
codes used in this thesis, an additional code rate loss will be incurred. The final






In this thesis, we designed and analyzed parity-check (PC)-code-based recording
systems to achieve higher recording capacity with low implementation complexity,
for high-density blue laser disc systems. In particular, most of the key components
of the PC-code-based optical recording system have been designed and optimized.
The study has extended a conventional channel model to a generalized channel
model; the d = 1 code with a code rate equal to that of standard codes, to
capacity-approaching d = 1 codes; the constrained codes in conjunction with PC
codes, which are modeled by assuming that the parity-check result for each chan-
nel data segment is known at the receiver, to capacity-approaching constrained
PC codes; channel models with additive white Gaussian noise (AWGN) only, to
channel models with both media noise and AWGN and reception techniques that
tailored to this combination; and investigations on bit error rate (BER), to byte
error rate (ByER), and eventually to error correction code (ECC) failure rate
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(EFR). To our knowledge, the work reported in this thesis is the first thorough
and comprehensive study on PC coding and post-processing for optical recording
systems.
The main contributions consist of six parts.
• Development of a generalized Braat-Hopkins model for optical recording
(Chapter 2).
– We proposed a generalized Braat-Hopkins model for optical recording
channels. In this model, the channel is completely defined by specifying
the signal-to-noise ratio (SNR), optical cut-off frequency, and media
noise with respect to user bit rate, and the code rate. The generalized
model exposes the effect of code rate and recording density on the
various parameters of the channel model, and therefore can be used to
assess the receiver performance over various code rates and recording
densities, for channels with AWGN and media noise.
• Investigation on various basic issues associated with PC-code-based optical
recording systems (Chapter 3).
– We analyzed BER and error event probabilities of Viterbi detector
(VD) based d = 1 channels, and derived analytical bounds on bit
error rates, achievable by various PC codes. An analytical approach
has been proposed to compute the probability of d = 1 sequences that
support given error events at the VD output.
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– We designed various PC coding schemes using existing as well as new
codes, and identified the optimum codeword length of PC codes.
– We developed a multiple-error-event correction matched-filtering type
post-processor. The boundary error events were analyzed and a simple
remedy scheme was proposed for post-processing.
– Simulation results showed that the PC code that can detect all the
dominant error events of the system, i.e. the 4-bit code with g(x) = 1+
x+x4, achieves the best performance. The corresponding performances
are very close to the performance bounds, at both nominal and high
densities. There is no gain with further increase in the number of
parity bits.
• Design of capacity-approaching d = 1 codes with minimum number of en-
coder states (Chapter 4).
– We derived analytically the relationship between the number of en-
coder states and the probable size of certain capacity-approaching
d = 1 codes.
– We found that choosing the number of encoder states to be specific
Fibonacci numbers maximizes the rate of the designed code with the
minimum number of states, for any desired codeword length.
– Our analysis provides direct guidelines for the design of high efficiency
codes with d = 1 constraint, as well as other constraints that may be
desired for future systems.
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• Design of capacity-approaching constrained PC codes (Chapter 5).
– We proposed a general and systematic code design technique for con-
structing capacity-approaching constrained PC codes, which can de-
tect any type of dominant error events or error event combinations in
optical recording systems, with the minimum code rate loss.
– We proposed approaches to design the code in the non-return-to-zero-
inverse (NRZI) format and non-return-to-zero (NRZ) format. We
found that designing the codes in NRZ format may reduce the num-
ber of parity bits required for error detection and may simplify post-
processing for error correction.
– The proposed code design technique is general, and can encompass
other recording channels (e.g. the magnetic recording channels).
– Simulation results showed that among several newly designed codes,
the d = 1 constrained 4-bit PC code can detect all the dominant error
events. Compared to the rate 2/3 code without parity, it achieves
a performance gain of 2 dB at nominal density, and 1.5 dB at high
density, at BER = 10−5.
• Development of novel detection, PC coding and post-processing schemes to
combat media noise (Chapter 6).
– We proposed two novel modifications to the channel detector to com-
bat media noise, namely, the monic constrained minimum mean square
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error (MMSE) based equalization with media noise consideration, and
a modified VD with data-dependent noise variance. The proposed
modifications provide significant performance gain over the conven-
tional detection approaches that are designed for AWGN. Moreover,
they are simple and can be easily incorporated into existing partial
response maximum-likelihood (PRML) systems.
– We proposed a data-dependent post-processing scheme in conjunction
with PC codes for media noise channels. It outperforms the con-
ventional matched-filtering type post-processors by accounting for the
data-dependence of the media noise variance.
– With the increase in media noise power, the proposed detector modi-
fications, PC coding and post-processing scheme help to significantly
delay the error floor caused by media noise, and provide much larger
performance gains. Compared to the system designed without consid-
ering media noise and without PC codes, the overall performance gain
of the developed scheme can be more than 11 dB at high media noise
levels.
• Performance analyzes of ECC failure rate (EFR) of the developed PC-code-
based systems (Chapter 7).
– We developed semi-analytical approaches for estimating the EFR, and
evaluated the EFRs for PC-code-based systems, for the cases of with-
out and with interleaving.
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– We found that in the case of without interleaving, the performance for
the constrained PC codes lags behind that for the constrained code
without parity. This is mainly due to the long byte errors caused by
the mis-corrections of the post-processor. By applying interleaving on
the Reed-Solomon (RS)-ECC, these long byte errors can be effectively
broken into short byte errors over different interleaves. This improves
the error correction capability of the RS-ECC, and results in a larger
gain for the constrained PC codes. We found the optimum interleaving
degrees for both cases of without and with parity.
– Our analysis showed that with the optimum interleaving degrees, the
4-bit PC code outperforms the 2-bit code, due to the reason that it
can correct more errors on the average.
– With the optimum interleaving degrees, compared to the rate 9/13
code without parity, the 2-bit PC code achieves a gain of around
0.5 dB, and the 4-bit PC code gains 0.6 dB, at high recording density
and EFR = 10−16.
In summary, based on the work carried out by this thesis, we conclude the
following.
The developed PC coding and post-processing techniques can provide signif-
icant performance gain for optical recording systems in terms of various perfor-
mance measures (viz. BER, ByER, and EFR), with affordable implementation
complexity. Therefore, the PC-code-based reception technique shows high poten-
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tial for high-density optical recording systems.
During the design of PC codes, adding more parity bits can increase the
error detection capability of the codes. However, the associated probabilities of
long byte errors caused by the mis-corrections of the post-processors will also in-
crease. This will severely degrade the failure rate of RS-ECC. Therefore, capacity-
approaching constrained PC codes that can detect all the dominant error events
of the system with the minimum number of parity bits should be designed. The
choice of the codeword length depends on the gain obtained from error correction
again the performance loss due to decrease of code rate.
For a given PC code in conjunction with post-processing, the performance
gain obtained from error correction is determined by the error event distribution.
The larger the probability of the dominant error events that can be corrected by
the PC code, i.e. the smaller the probability of the non-dominant error events,
the larger will be the performance gain, and vice versa.
By applying novel equalization, detection, and post-processing schemes de-
veloped by this thesis, which account for the correlated, data-dependent, and
non-stationary nature of media noise, significant performance gain can be ob-
tained over the conventional approaches that are developed without considering
the media noise. Furthermore, the proposed schemes are simple and can be easily
incorporated into existing systems.
Interleaving can effectively break the long byte errors caused by the mis-
corrections of the post-processors into short byte errors over different interleaves,
and improve the EFRs of PC-code-based systems. With the optimum degree of
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interleaving, the performance gain of PC-code-based systems can be maximized.
8.2 Suggestions for Future Work
We finally describe some of the possible issues that could be addressed in the
future.
Our study shows that at high recording densities, more non-dominant error
events with small probabilities occur, causing difficulties for both error detection
an error correction. Adding specific constraints to the modulation code, such as
the repeated minimum transition runlength (RMTR) constraint, can prohibit the
data patterns that support these events, and will help to improve the performance
of the PC-code-based systems. In addition, as described in Section 7.5, applying
appropriate RMTR constraint to eliminate some of the dominant error events of
the system may enable the 2-bit PC code to achieve a similar performance as
that of the 4-bit PC code. However, compared to the rate 9/13 code used in this
thesis, whose rate approaches the capacity of d = 1 codes, an additional code
rate loss has to be accepted. The final error rate performance is a compromise
between the gain from the RMTR constraint and the corresponding code rate
loss.
One might also consider generalizing the novel code design technique pre-
sented in Chapter 5 for combining constrained codes with RS codes. This could ef-
fectively reduce the error propagation introduced by constrained decoder. Another
approach to reduce this error propagation might be the ‘reverse concatenation’
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scheme, which reverses the conventional hierarchy of ECC and constrained code.
This may enable us to design and apply highly efficient constrained codes with
arbitrary long codewords.
Even though the modulation codes used in hard disk drives (HDDs) had
d = 2 or d = 1 constraints in the early days, the use of d = 0 codes became
universal in HDDs by the second half of the 1990s. This is because codes with
strong constraints such as d > 0 result in large code rate loss. For this reason, a
similar shift towards high rate codes in optical recording is quite natural to expect,
and d = 0 codes may be considered as a possibility. However, the weaker the
constraint becomes, the more powerful the receiver should be, to ensure reliable
data recovery. This is because some of the channel distortions which do not
appear serious for d > 0 systems tend to become serious for d = 0 systems.
Therefore, one might consider the development of advanced coding and signal
processing techniques (e.g. generalizing the PC-code-based detection approaches
developed in this thesis) for d = 0 coded optical recoding channels.
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Appendix A
Simplification of the MAP
Post-Processor
This appendix simplifies the maximum a posteriori (MAP) post-processor given
by (3.18) into a matched-filtering type post-processor, which results in significant
reduction in computational complexity.
For the channel described in Section 3.1.1, the Viterbi input can be expressed
as qk =
∑Lg−1
l=0 glak−l+vk, where vk is the sum of residual intersymbol interference
(ISI) and channel noise, with zero mean and variance σ2v . A good design of the
equalizer and partial response (PR) target can make vk almost white. In the
post-processor, the re-constructed Viterbi input samples based on an assumed

































(qk − q˜ji,k)2 − 2σ2v ln(Pj)
}
, (A.2)
with Nt = N + L
j
e + Lg − 2.
The computational complexity of (A.2) is still high, since for each assumed
error event(s) of type j, and with every possible starting position i, the squared
Euclidean distance
∑Nt
k=1(qk − q˜ji,k)2 needs to be computed to locate the error(s).
Therefore, let us simplify this term
∑Nt
k=1(qk − q˜ji,k)2. It can be rewritten as
Nt∑
k=1














































































k in (A.3) are independent of e
j
i . Therefore, these terms can be dropped




Criteria for Designing PRC
Codes with d = 2 Constraint
Proceeding in similar lines as in the case with d = 1 constraint (see Section 5.3.2),
we derive criteria for designing parity-related constrained (PRC) codes with d = 2
constraint as
r|X0000|+ (r1 + r2)|X0010|+ r1|X0001| ≥ r12m2+p, (B.1)
r|X0000|+ (r1 + r2)|X0010|+ r1|X0001|
+r|X0100|+ (r1 + r2)|X0110|+ r1|X0101| ≥ (r1 + r2)2m2+p, (B.2)
r|X0000|+ (r1 + r2)|X0010|+ r1|X0001|
+r|X0100|+ (r1 + r2)|X0110|+ r1|X0101|
+r|X1000|+ (r1 + r2)|X1010|+ r1|X1001| ≥ r2m2+p, (B.3)
where Xabcd denotes the set of codewords that start with ‘ab’ and end with ‘cd’,
where a, b, c, d ∈ {0, 1}. For d = 2 codes, the encoder has r states, which are
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further classified into three sets of states. The first set has r1 states and it includes
codewords that start with ‘00’. The second set has r2 states and it includes
codewords that start with either ‘01’ or ‘00’. The third set has r3 = r − r1 − r2
states and it includes codewords that start with ‘10’, ‘01’ or ‘00’.
The criteria that guide the design of each set of codewords that has the same
parity-check bits are expressed as
r|X˜0000|+ (r1 + r2)|X˜0010|+ r1|X˜0001| ≥ r12m2 , (B.4)
r|X˜0000|+ (r1 + r2)|X˜0010|+ r1|X˜0001|
+r|X˜0100|+ (r1 + r2)|X˜0110|+ r1|X˜0101| ≥ (r1 + r2)2m2 , (B.5)
r|X˜0000|+ (r1 + r2)|X˜0010|+ r1|X˜0001|
+r|X˜0100|+ (r1 + r2)|X˜0110|+ r1|X˜0101|
+r|X˜1000|+ (r1 + r2)|X˜1010|+ r1|X˜1001| ≥ r2m2 , (B.6)
where X˜abcd denotes the set of codewords with the same parity bits. For each
set of codewords with the same parity-check bits, a codeword that ends with
‘00’ (i.e. codewords in X˜0000, X˜1000 and X˜0100) can be assigned up to r different
following states, and therefore can be used to map to r different user data words.
A codeword that ends with ‘10’ (i.e. codewords in X˜0010, X˜1010 and X˜0110) can
only be assigned up to r1 following states in the first state set and r2 states in
the second state set, and therefore can be used to map to r1 + r2 different user
data words. A codeword that ends with ‘01’ (i.e. codewords in X˜0001, X˜1001 and
X˜0101) can be only assigned up to r1 different following states in the first state
set, and therefore can be used to map to r1 different user data words. In addition,
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An error burst begins and ends with an error, but may have correct symbols
in the middle. These errors may affect many symbols within a codeword of an
error correction code (ECC), but they occur very seldom. Since an error burst
focuses several symbol errors within a small number of received codewords, while
the other codewords may not be corrupted by errors at all, the error correction
capability of ECC is wasted on the unaffected codewords. Interleaving is used to
solve this problem.
The effect of interleaving is to spread an uncorrectable error burst into multi-
ple ECC codewords, so that they appear to the decoder as single symbol errors or
shorter correctable burst errors. Given a [n, k] ECC, we can construct a [αn, αk]
interleaved code by arranging α codewords of the ECC into α rows of a rectangu-
lar array and transmitting them column by column. The parameter α is referred
to as the interleaving degree. Such an interleaving scheme is referred to as block
interleaving, which is one of the most commonly used interleaving schemes in
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practice. Figure C.1 shows a (n × α) block interleaver and the corresponding
deinterleaver. In this thesis, we focus on block interleaving. In particular, we
explore the use of interleaving in parity-check (PC) coded systems to reduce the
loss in error correction capability of the Reed-Solomon (RS)-ECC due to long
symbol errors.
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Figure C.1: A (n × α) block interleaver and deinterleaver. (a) interleaver;
(b) deinterleaver.
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interleaved codewords. Suppose the number of symbol errors within the origi-
nal ECC codeword is b, then that within a α-degree interleaved codewords array
is αb. However, through interleaving, we can change the error pattern within
each interleaved codeword. For example, a burst of length α will affect no more
than one symbol in each row of the array, irrespective of where it starts. An
appropriate choice of α will make the number of short symbol errors within each
row increase significantly, while the number of long symbol errors decrease sig-
nificantly. This enhances the overall error correction capability of ECC. The
trade-off is that extra buffer space is needed for storing the interleaved codeword
array. In addition, an additional delay is introduced during data transmission,
since through interleaving, any two adjacent symbols of the input data must be
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